Browsing by Author Chong, Kwen-Siong
Showing results 20 to 34 of 34
< previous
Issue Date | Title | Author(s) | |
---|---|---|---|
![]() | 2005 | A micropower low-voltage multiplier with reduced spurious switching | Gwee, Bah Hwee; Chang, Joseph Sylvester; Chong, Kwen-Siong |
![]() | 2021 | Normalized Differential Power Analysis - for ghost peaks mitigation | Chen, Juncheng; Ng, Jun-Sheng; Kyaw, Nay Aung; Lwin, Ne Kyaw Zwa; Ho, Weng-Geng; Chong, Kwen-Siong; Lin, Zhiping; Chang, Joseph Sylvester; Gwee, Bah-Hwee |
2012 | A robust asynchronous approach for realizing ultra-low power digital Self-Adaptive VDD Scaling system | Gwee, Bah Hwee; Shu, Wei; Lin, Tong; Chong, Kwen-Siong; Chang, Joseph Sylvester | |
2019 | A secure data-toggling SRAM for confidential data protection | Ho, Weng-Geng; Chong, Kwen-Siong; Kim, Tony Tae-Hyoung; Gwee, Bah Hwee | |
![]() | 2016 | Secured Low Power Overhead Compensator Look-Up-Table (LUT) Substitution Box (S-Box) Architecture | Pammu, Ali Akbar; Chong, Kwen-Siong; Gwee, Bah Hwee |
![]() | 2016 | Security analysis of asynchronous-logic QDI cell approach for differential power analysis attack | Ho, Weng-Geng; Pammu, Ali Akbar; Liu, Nan; Ne, Kyaw Zwa Lwin; Chong, Kwen-Siong; Gwee, Bah Hwee |
![]() | 2018 | Single-event-transient resilient memory for DSP in space applications | Lwin, Ne Kyaw Zwa; Sivaramakrishnan, H.; Chong, Kwen-Siong; Lin, Tong; Shu, Wei; Chang, Joseph S. |
![]() | 2015 | A single-VDD half-clock-tolerant fine-grained dynamic voltage scaling pipeline | Zhou, Rong; Chong, Kwen-Siong; Lin, Tong; Gwee, Bah Hwee; Chang, Joseph Sylvester |
![]() | 2016 | Success rate model for fully AES-128 in correlation power analysis | Pammu, Ali Akbar; Chong, Kwen-Siong; Lwin, Ne Kyaw Zwa; Ho, Weng-Geng; Liu, Nan; Gwee, Bah Hwee |
2012 | Synchronous-logic and globally-asynchronous-locally-synchronous (GALS) acoustic digital signal processors | Chong, Kwen-Siong; Chang, Kok-Leong; Gwee, Bah Hwee; Chang, Joseph Sylvester | |
![]() | 2016 | Total Ionizing Dose (TID) Effects on Finger Transistors in a 65nm CMOS Process | Jiang, Jize; Shu, Wei; Chong, Kwen-Siong; Lin, Tong; Lwin, Ne Kyaw Zwa; Chang, Joseph Sylvester; Liu, Jingyuan |
2012 | Ultra low-power filter bank for hearing aid speech processor | Chong, Kwen-Siong; Barangi, Mahmood; Kim, Jaeyoung; Chang, Joseph Sylvester; Mazumder, Pinaki | |
2012 | An Ultra-Dynamic Voltage Scalable (U-DVS) 10T SRAM with bit-interleaving capability | Chen, Junchao; Chong, Kwen-Siong; Gwee, Bah Hwee; Chang, Joseph Sylvester | |
2012 | An ultra-low power asynchronous-logic in-situ self-adaptive VDD system for wireless sensor networks | Lin, Tong; Chong, Kwen-Siong; Chang, Joseph Sylvester; Gwee, Bah Hwee | |
![]() | 2014 | Ultra-Low Power Read-Decoupled SRAMs with Ultra-Low Write-Bitline Voltage Swing | Chen, Junchao; Chong, Kwen-Siong; Gwee, Bah Hwee |