Browsing by Author Kapre, Nachiket


Or, select a letter below to browse by last name
0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Showing results 1 to 20 of 31  next >
Issue DateTitleAuthor(s)
2009Accelerating SPICE Model-Evaluation using FPGAsKapre, Nachiket; DeHon, André
2014Analysis and optimization of a deeply pipelined FPGA soft processorCheah, Hui Yan; Fahmy, Suhaib A.; Kapre, Nachiket
2013Application composition and communication optimization in iterative solvers using FPGAsRafique, Abid; Kapre, Nachiket; Constantinides, George A.
2014Breaking Sequential Dependencies in FPGA-Based Sparse LU FactorizationSiddhartha; Kapre, Nachiket
2015A case for energy-efficient acceleration of graph problems using embedded FPGA-based SoCsMoorthy, Pradeep; Kapre, Nachiket
2015Communication Optimization of Iterative Sparse Matrix-Vector Multiply on GPUs and FPGAsRafique, Abid; Constantinides, George A.; Kapre, Nachiket
2014Comparing soft and hard vector processing in FPGA-based embedded systemsSoh, Jun Jie; Kapre, Nachiket
2015Custom FPGA-based soft-processors for sparse graph accelerationKapre, Nachiket
2015Driving Timing Convergence of FPGA Designs through Machine Learning and Cloud ComputingKapre, Nachiket; Chandrashekaran, Bibin; Ng, Harnhua; Teo, Kirvy
2015Energy-Efficient Acceleration of OpenCV Saliency Computation Using Soft Vector ProcessorsHegde, Gopalakrishna; Kapre, Nachiket
2012Enhancing performance of Tall-Skinny QR factorization using FPGAsRafique, Abid; Kapre, Nachiket; Constantinides, George A.
2015Enhancing Speedups for FPGA Accelerated SPICE through Frequency Scaling and Precision ReductionLim, Hui Hui; Kapre, Nachiket
2013Exploiting input parameter uncertainty for reducing datapath precision of SPICE device modelsKapre, Nachiket
2014Fanout decomposition dataflow optimizations for FPGA-based Sparse LU factorizationSiddhartha; Kapre, Nachiket
2012FX-SCORE: A Framework for Fixed-Point Compilation of SPICE Device Models Using Gappa++Martorell, Hélène; Kapre, Nachiket
2015GraphMMU: Memory Management Unit for Sparse Graph AcceleratorsHan, Jianglei; Kapre, Nachiket; Bean, Andrew; Moorthy, Pradeep; Siddhartha
2014Heterogeneous dataflow architectures for FPGA-based sparse LU factorizationSiddhartha; Kapre, Nachiket
2015Hoplite: Building austere overlay NoCs for FPGAsKapre, Nachiket; Gray, Jan
2015Limits of FPGA acceleration of 3D Green's Function computation for geophysical applicationsKapre, Nachiket; Kumar, Jayakrishnan Selva; Gupta, Parjanya; Masuti, Sagar; Barbot, Sylvain
2014Limits of Statically-Scheduled Token Dataflow ProcessingKapre, Nachiket; Siddhartha