Showing results 1 to 20 of 31
next >
| Issue Date | Title | Author(s) |
 | 2009 | Accelerating SPICE Model-Evaluation using FPGAs | Kapre, Nachiket; DeHon, André |
| 2014 | Analysis and optimization of a deeply pipelined FPGA soft processor | Cheah, Hui Yan; Fahmy, Suhaib A.; Kapre, Nachiket |
| 2013 | Application composition and communication optimization in iterative solvers using FPGAs | Rafique, Abid; Kapre, Nachiket; Constantinides, George A. |
| 2014 | Breaking Sequential Dependencies in FPGA-Based Sparse LU Factorization | Siddhartha; Kapre, Nachiket |
| 2015 | A case for energy-efficient acceleration of graph problems using embedded FPGA-based SoCs | Moorthy, Pradeep; Kapre, Nachiket |
| 2015 | Communication Optimization of Iterative Sparse Matrix-Vector Multiply on GPUs and FPGAs | Rafique, Abid; Constantinides, George A.; Kapre, Nachiket |
| 2014 | Comparing soft and hard vector processing in FPGA-based embedded systems | Soh, Jun Jie; Kapre, Nachiket |
| 2015 | Custom FPGA-based soft-processors for sparse graph acceleration | Kapre, Nachiket |
| 2015 | Driving Timing Convergence of FPGA Designs through Machine Learning and Cloud Computing | Kapre, Nachiket; Chandrashekaran, Bibin; Ng, Harnhua; Teo, Kirvy |
| 2015 | Energy-Efficient Acceleration of OpenCV Saliency Computation Using Soft Vector Processors | Hegde, Gopalakrishna; Kapre, Nachiket |
| 2012 | Enhancing performance of Tall-Skinny QR factorization using FPGAs | Rafique, Abid; Kapre, Nachiket; Constantinides, George A. |
| 2015 | Enhancing Speedups for FPGA Accelerated SPICE through Frequency Scaling and Precision Reduction | Lim, Hui Hui; Kapre, Nachiket |
| 2013 | Exploiting input parameter uncertainty for reducing datapath precision of SPICE device models | Kapre, Nachiket |
| 2014 | Fanout decomposition dataflow optimizations for FPGA-based Sparse LU factorization | Siddhartha; Kapre, Nachiket |
| 2012 | FX-SCORE: A Framework for Fixed-Point Compilation of SPICE Device Models Using Gappa++ | Martorell, Hélène; Kapre, Nachiket |
| 2015 | GraphMMU: Memory Management Unit for Sparse Graph Accelerators | Han, Jianglei; Kapre, Nachiket; Bean, Andrew; Moorthy, Pradeep; Siddhartha |
| 2014 | Heterogeneous dataflow architectures for FPGA-based sparse LU factorization | Siddhartha; Kapre, Nachiket |
| 2015 | Hoplite: Building austere overlay NoCs for FPGAs | Kapre, Nachiket; Gray, Jan |
| 2015 | Limits of FPGA acceleration of 3D Green's Function computation for geophysical applications | Kapre, Nachiket; Kumar, Jayakrishnan Selva; Gupta, Parjanya; Masuti, Sagar; Barbot, Sylvain |
| 2014 | Limits of Statically-Scheduled Token Dataflow Processing | Kapre, Nachiket; Siddhartha |
