Browsing by Author Liu, Di


Or, select a letter below to start browsing
0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Showing results 1 to 20 of 25  next >
Issue DateTitleAuthor(s)
2022Bringing AI to edge : from deep learning's perspectiveLiu, Di; Kong, Hao; Luo, Xiangzhong; Liu, Weichen; Subramaniam, Ravi
2022The CbbQO-type rubisco activases encoded in carboxysome gene clusters can activate carboxysomal form IA rubiscosTsai, Candace Yi-Chin; Liew, Lynette; Guo, Zhijun; Liu, Di; Mueller-Cajar, Oliver
 2022Collate: collaborative neural network learning for latency-critical edge systemsHuai, Shuo; Liu, Di; Kong, Hao; Luo, Xiangzhong; Liu, Weichen; Subramaniam, Ravi; Makaya, Christian; Lin, Qian
 2023Crossbar-aligned & integer-only neural network compression for efficient in-memory accelerationHuai, Shuo; Liu, Di; Luo, Xiangzhong; Chen, Hui; Liu, Weichen; Subramaniam, Ravi
2021Designing efficient DNNs via hardware-aware neural architecture search and beyondLuo, Xiangzhong; Liu, Di; Huai, Shuo; Kong, Hao; Chen, Hui; Liu, Weichen
2020EdgeNAS: discovering efficient neural architectures for edge systemsLuo, Xiangzhong; Liu, Di; Kong, Hao; Liu, Weichen
2021EDLAB : a benchmark for edge deep learning acceleratorsKong, Hao; Huai, Shuo; Liu, Di; Zhang, Lei; Chen, Hui; Zhu, Shien; Li, Shiqing; Liu, Weichen; Rastogi, Manu; Subramaniam, Ravi; Athreya, Madhu; Lewis, M. Anthony
2023Efficient FPGA-based sparse matrix-vector multiplication with data reuse-aware compressionLi, Shiqing; Liu, Di; Liu, Weichen
2023EMNAPE: efficient multi-dimensional neural architecture pruning for EdgeAIKong, Hao; Luo, Xiangzhong; Huai, Shuo; Liu, Di; Subramaniam, Ravi; Makaya, Christian; Lin, Qian; Liu, Weichen
2022FAT: an in-memory accelerator with fast addition for ternary weight neural networksZhu, Shien; Duong, Luan H. K.; Chen, Hui; Liu, Di; Liu, Weichen
2022HACScale : hardware-aware compound scaling for resource-efficient DNNsKong, Hao; Liu, Di; Luo, Xiangzhong; Liu, Weichen; Subramaniam, Ravi
 2022High-frequency mechanical energy harvester with direct current output from chemical potential differenceLi, Shaoxin; Deng, Shuo; Xu, Ran; Liu, Di; Nan, Yang; Zhang, Zhiwei; Gao, Yikui; Lv, Haifei; Li, Min; Zhang, Qing; Wang, Jie; Wang, Zhong Lin
2021HSCoNAS : hardware-software co-design of efficient DNNs via neural architecture searchLuo, Xiangzhong; Liu, Di; Huai, Shuo; Liu, Weichen
 2020Insights into the mechanism and regulation of the CbbQO-type Rubisco activase, a MoxR AAA+ ATPaseTsai, Candace Yi-Chin; Ye, Fuzhou; Liew, Lynette; Liu, Di; Bhushan, Shashi; Gao, Yong-Gui; Mueller-Cajar, Oliver
 2023Latency-constrained DNN architecture learning for edge systems using zerorized batch normalizationHuai, Shuo; Liu, Di; Kong, Hao; Liu, Weichen; Subramaniam, Ravi; Makaya, Christian; Lin, Qian
2023MUGNoC: a software-configured multicast-unicast-gather NoC for accelerating CNN dataflowsChen, Hui; Liu, Di; Li, Shiqing; Huai, Shuo; Luo, Xiangzhong; Liu, Weichen
2021Optimized data reuse via reordering for sparse matrix-vector multiplication on FPGAsLi, Shiqing; Liu, Di; Liu, Weichen
2021Partial order based non-preemptive communication scheduling towards real-time networks-on-chipChen, Peng; Chen, Hui; Zhou, Jun; Liu, Di; Li, Shiqing; Liu, Weichen; Chang, Wanli; Guan, Nan
2022Smart scissor: coupling spatial redundancy reduction and CNN compression for embedded hardwareKong, Hao; Liu, Di; Huai, Shuo; Luo, Xiangzhong; Liu, Weichen; Subramaniam, Ravi; Makaya, Christian; Lin, Qian
2022SurgeNAS: a comprehensive surgery on hardware-aware differentiable neural architecture searchLuo, Xiangzhong; Liu, Di; Kong, Hao; Huai, Shuo; Chen, Hui; Liu, Weichen