Academic Profile

JONG Ching Chuen obtained his BSc(Eng) and PhD in Electronic Engineering from Queen Mary, University of London, U. K. He had worked in the area of high-level synthesis of digital systems for more than 3 years both in the academics and the industries in U. K. before he joined the Nanyang Technological University as a faculty member. He is now an Associate Professor in the School of Electrical & Electronic Engineering. Dr. Jong is a Chartered Engineer (CEng), a Chartered IT Professional (CITP) and a member of the British Computer Society (BCS). His current technical interest includes arithmetic circuits, VLSI architectures, digital IC design and fast-prototyping of digital systems with FPGA.
eccjong_1_2.JPG picture
Assoc Prof Jong Ching Chuen
Associate Professor, School of Electrical & Electronic Engineering

Arithmetic Circuits;
VLSI Architectures;
Digital IC Design;
Rapid Prototyping of VLSI systems;
 
  • Wu Lei and Jong C. C.,
    “A High Throughput VLSI Architecture for Real-Time Full-HD Gradient Guided Image Filter”,
    IEEE Transactions on Circuits and Systems for Video Technology, Vol. 26, Issue 6, pp. 1868-1877, June 2019.

  • Low J. Y. L. and Jong C. C.,
    “Range Mapping – A Fresh Approach to High Accuracy Mitchell-based Logarithmic Conversion Circuit Design”,
    IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 65, Issue 1, pp. 175–184, January 2018.

  • Low J. Y. L. and Jong C. C.,
    “Unified Mitchell-based Approximation for Efficient Logarithmic Conversion Circuit”,
    IEEE Transactions on Computers, Vol. 64, No. 6, pp. 1783–1797, June 2015.

  • Hu Yusong and Jong C. C.,
    “A Memory-Efficient High-Throughput Architecture for Lifting-Based Multi-level 2-D DWT”,
    IEEE Transactions on Signal Processing, Volume: 61, Issue: 20, October 2013, pp. 4975 – 4987.

  • Low J. Y. L. and Jong C. C.,
    “A Memory Efficient Tables-and-Additions Method for Accurate Computation of Elementary Functions”,
    IEEE Transactions on Computers, Vol. 62, No. 5, pp. 858–872, May 2013.

  • Meher M. R., Jong C. C. and Chang C. H.,
    “An area and energy efficient inner-product processor for serial-link bus architecture,”
    IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 59, no. 12, pp. 2945–2955, December 2012.

  • Xing Xianwu and Jong C. C.,
    “Multifrequency Low-Energy Synthesis for Functionally Pipelined Datapath”,
    IEEE Transactions on Very Large Scale Integration, Vol. 17, No. 9, September 2009, pp. 1348–52.

  • Xu F., Chang C. H. and Jong C. C.,
    “Design of Low-Complexity FIR Filters Based on Signed-Powers-of-Two Coefficients with Reusable Common Subexpressions”,
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Volume 26, Issue 10, Oct. 2007, Page(s):1898–1907.