A 1.2V 80MS/S sample and hold for ADC applications.
Reddy, Y. Sunil Gavaskar.
Date of Issue2012
International Conference on Devices, Circuits and Systems (2012 : Coimbatore, India)
School of Electrical and Electronic Engineering
This Paper presents the design of low voltage sample and hold amplifier for analog to digital converter applications. The proposed design uses double sampling technique to increase the sampling rate, reliable bootstrap switch to reduce switch on resistance and to extend linear range of switch. A rail-to-rail ICMR op-amp, is used to extend the input operating range. The designed sample and hold operates at 80MS/s from 1.2V supply. The circuits are designed using CSM 0.18um technology in cadence environment and power consumption estimated was 4.15mW.
DRNTU::Engineering::Electrical and electronic engineering
© 2012 IEEE.