Please use this identifier to cite or link to this item:
https://hdl.handle.net/10356/101801
Title: | An FPGA aligner for short read mapping | Authors: | Chen, Yupeng Schmidt, Bertil Maksell, Douglas L. |
Keywords: | DRNTU::Engineering::Computer science and engineering | Issue Date: | 2012 | Conference: | International Conference on Field Programmable Logic and Applications (22nd : 2012 : Oslo, Norway) | Abstract: | The rapid growth of short read datasets poses a new challenge to the mapping of short reads to a reference genome in terms of sensitivity and execution speed. In this work, we present a parallel architecture for short read mapping utilizing field programmable gate array (FPGA)-based hardware. The computation intensive semi-global alignment and the hash table lookup operations are mapped onto an FPGA. The proposed Align Core is implemented with a parallel block structure to gain computational efficiency. We present a new parallel block-wise alignment structure to approximate the conventional dynamic programming algorithm. The performance of our FPGA aligner is compared to the GASSST and BWA software implementations. In terms of the overall execution time, our FPGA aligner achieves a speedup between 3.4 to 6.7 compared to GASSST with a comparable sensitivity and a speedup between 2.5 to 5.2 compared to BWA at a higher sensitivity. | URI: | https://hdl.handle.net/10356/101801 http://hdl.handle.net/10220/13121 |
DOI: | 10.1109/FPL.2012.6339267 | Schools: | School of Computer Engineering | Fulltext Permission: | none | Fulltext Availability: | No Fulltext |
Appears in Collections: | SCSE Conference Papers |
SCOPUSTM
Citations
50
6
Updated on Mar 5, 2024
Page view(s) 50
535
Updated on Mar 26, 2024
Google ScholarTM
Check
Altmetric
Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.