dc.contributor.authorKoay, K. C.
dc.contributor.authorChong, Sau Siong
dc.contributor.authorChan, Pak Kwong
dc.identifier.citationKoay, K. C., Chong, S. S., & Chan, P. K. (2013). A FVF based output capacitorless LDO regulator with wide load capacitance range. 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), pp1488-1491.en_US
dc.description.abstractAn output capacitorless low-dropout (LDO) regulator, which applies the proposed Dual Summed Miller Frequency Compensation (DSMFC) on Flipped Voltage Follower (FVF) structure with composite power transistor, is proposed. Validated by UMC 65nm CMOS process, the simulation results have shown that the proposed LDO regulator consumes only 13.2μA at a 1.2V supply, with a dropout voltage of 200mV. At a total of 10pF compensation capacitance, it can support 0-50mA load current for a load capacitance range of 10pF-100nF at typical process and temperature whilst 10pF-10nF at worst condition. The proposed LDO regulator is able to recover in 0.925μs at CL=50pF. The comparison results have shown that the maximum load capacitance is more than two orders of magnitude with respect to those of the FVF LDO counterparts at identical process, supply, quiescent power and compensation capacitance.en_US
dc.rights© 2013 IEEEen_US
dc.subjectDRNTU::Engineering::Electrical and electronic engineering
dc.titleA FVF based output capacitorless LDO regulator with wide load capacitance rangeen_US
dc.typeConference Paper
dc.contributor.conferenceIEEE International Symposium on Circuits and Systems (2013 : Beijing, China)en_US
dc.contributor.schoolSchool of Electrical and Electronic Engineeringen_US

Files in this item


There are no files associated with this item.

This item appears in the following Collection(s)

Show simple item record