Variability-aware parametric yield estimation for analog/mixed-signal circuits : concepts, algorithms and challenges
Date of Issue2013
School of Electrical and Electronic Engineering
With technology scaling down to 90nm and below, process variation has become a primary challenge for both design and fabrication of analog/mixed-signal circuits due to significantly increased circuit failures and yield loss. As a result, it is urgently required to estimate the yield of one design efficiently in the presence of process variation. In this paper, we present the recent advance for yield estimation for analog/mixed-signal circuits with a number of critical topics and techniques discussed and classified into two categories. The first is performance domain method, which requires extensive Monte Carlo simulations; and the second is parameter domain method, which requires the characterization of yield boundary defined by performance constraints without using Monte Carlo. We review the pros and cons of these methods, which are evaluated by a number of circuit examples with quantitative comparison.
DRNTU::Engineering::Electrical and electronic engineering
IEEE design & test
© 2013 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. The published version is available at: [http://dx.doi.org/10.1109/MDAT.2014.2299279].