Please use this identifier to cite or link to this item:
|Title:||Obfuscation and watermarking of FPGA designs based on constant value generators||Authors:||Sergeichik, Vladimir V.
Ivaniuk, Alexander A.
|Keywords:||DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits||Issue Date:||2014||Source:||Sergeichik, V. V., Ivaniuk, A. A., & Chang, C.-H. (2014). Obfuscation and watermarking of FPGA designs based on constant value generators. 2014 14th International Symposium on Integrated Circuits (ISIC), 608-611.||Series/Report no.:||Abstract:||Obfuscation is a technique which makes design less intelligible in order to prevent or increase reverse engineering effort. In this paper, a new approach to hardware obfuscation by inserting constant value generators (CVGs) is proposed. A CVG is a circuit that generates the same fixed logic value but will not be minimized by the synthesizer. CVGs can be used to create new logic primitives, embed watermarks and introduce fictive interdependencies in the circuit. They help to hide actual design performance information by tricking the synthesizer tools to generate deceiving delay reports through the false paths.||URI:||https://hdl.handle.net/10356/105039
|DOI:||http://dx.doi.org/10.1109/ISICIR.2014.7029471||Rights:||© 2014 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. The published version is available at: [http://dx.doi.org/10.1109/ISICIR.2014.7029471].||Fulltext Permission:||open||Fulltext Availability:||With Fulltext|
|Appears in Collections:||EEE Conference Papers|
Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.