Please use this identifier to cite or link to this item:
|Title:||Meta-stability immunity technique for high speed SAR ADCs||Authors:||Qiu, Lei
|Issue Date:||2017||Source:||Qiu, L., Tang, K., Zheng, Y., & Siek, L. (2017). Meta-stability immunity technique for high speed SAR ADCs. Electronics Letters, 53(5), 300-302.||Series/Report no.:||Electronics Letters||Abstract:||An 8-bit 4 GS/s 8-channel time-interleaved successive approximation register (SAR) analogue-to-digital converter (ADC) is presented. To enhance the ENOB (effective number of bits), a meta-stability immunity technique is proposed, which utilises pre-installation to eliminate uncertain decision. The technique has negligible design overhead in terms of power and silicon area. The ADC chip was fabricated in a 65 nm CMOS technology. It achieves an ENOB of 7.45 bits, with 48 mW power consumption and an area of 0.075 mm2.||URI:||https://hdl.handle.net/10356/87752
|ISSN:||0013-5194||DOI:||http://dx.doi.org/10.1049/el.2016.4001||Rights:||© 2017 Institution of Engineering and Technology. This paper was published in Electronics Letters and is made available as an electronic reprint (preprint) with permission of Institution of Engineering and Technology.. The published version is available at: [http://dx.doi.org/10.1049/el.2016.4001]. One print or electronic copy may be made for personal use only. Systematic or multiple reproduction, distribution to multiple locations via electronic or other means, duplication of any material in this paper for a fee or for commercial purposes, or modification of the content of the paper is prohibited and is subject to penalties under law.||Fulltext Permission:||open||Fulltext Availability:||With Fulltext|
|Appears in Collections:||EEE Journal Articles|
Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.