A high-speed twin-capacitor BiNMOS (TC-BiNMOS) logic circuit for single battery operation
Yeo, Kiat Seng
Lee, Heng Kah
Do, Manh Anh
Date of Issue2001
School of Electrical and Electronic Engineering
This paper presents a novel BiNMOS logic gate specially designed for single battery operation (1.2-1.5 V). Through the use of two capacitors, in the pre-charging and bootstrapping cycles, the circuit achieves a high-speed and full-swing operation. Analytical expressions for the circuit were derived, and the main design considerations were addressed. Based on a 0.5 μm BiCMOS technology, HSPICE simulation results have proven the superiority of the new circuit over the CMOS, BFBiNMOS and BSBiNMOS circuits in terms of speed and power consumption. The circuit also occupies the smallest area amongst the BiNMOS families. A 75-stage ring oscillator of the new circuit was fabricated using a 0.8 μm BiCMOS process, and the measured gate delay/stage is merely 1.32 ns at a supply voltage of 1.5 V and a load capacitance of 1 pF.
DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits
IEEE transactions on circuits and systems
© 2006 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.