Please use this identifier to cite or link to this item:
|Title:||Circuit and system design for optimal lightweight AES encryption on FPGA||Authors:||Wong, Ming Ming
Wong, Dennis M. L.
|Keywords:||DRNTU::Engineering::Computer science and engineering
Advanced Encryption Standard (AES)
|Issue Date:||2018||Source:||Wong, M. M., Wong, D. M. L., Zhang, C. & Hijazin, I. (2018). Circuit and system design for optimal lightweight AES encryption on FPGA. IAENG International Journal of Computer Science, 45(1), 52-62.||Series/Report no.:||IAENG International Journal of Computer Science||Abstract:||The substitution box (or commonly termed as S-Box) is a non-linear transformation, and known as the bottleneck of the overall operation in AES cipher. Due to recent emergence of high performance and lightweight applications, the required optimum AES cipher has to be both hardware cost effective and computationally efficient. In this study, we implemented various S-box architectures in AES encryption in order to perform an in-depth hardware analysis on FPGA platform. These architectures are the hard-coded LUT S-box, the pure combinatorial S-box using composite field arithmetic (CFA), the pipelined version of CFA S-Box, the CFA AES S-box using direct computation and Linear Feedback Shift Register (LFSR) based S-Box. As a result, a total of six AES ciphers with different S-box architectures are synthesized and implemented on FPGA platform. Considering both the hardware size (total Logic Elements (LE)) as well as the performance (throughput (Mbps)) the optimum AES cipher implementation is derived in this work. The presented implementation is proven lower in hardware area occupancy and higher in computational speed compared to the existing works.||URI:||https://hdl.handle.net/10356/89254
|ISSN:||1819-656X||Rights:||© 2018 IAENG International Journal of Computer Science. This paper was published in IAENG International Journal of Computer Science and is made available as an electronic reprint (preprint) with permission of IAENG International Journal of Computer Science. The published version is available at: [https://researchportal.hw.ac.uk/en/publications/circuit-and-system-design-for-optimal-lightweight-aes-encryption-]. One print or electronic copy may be made for personal use only. Systematic or multiple reproduction, distribution to multiple locations via electronic or other means, duplication of any material in this paper for a fee or for commercial purposes, or modification of the content of the paper is prohibited and is subject to penalties under law.||Fulltext Permission:||open||Fulltext Availability:||With Fulltext|
|Appears in Collections:||SCSE Journal Articles|
Files in This Item:
|Circuit and system design for optimal lightweight AES encryption on FPGA.pdf||1.14 MB||Adobe PDF|
Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.