Please use this identifier to cite or link to this item:
|Title:||Electrical characterization of dielectrically isolated silicon substrates containing buried metallic layers||Authors:||Goh, Wang Ling
Montgomery, J. H.
Raza, S. H.
Gamble, H. S.
Armstrong, B. M.
|Keywords:||DRNTU::Engineering::Electrical and electronic engineering||Issue Date:||1997||Source:||Goh, W. L., Montgomery, J. H., Raza, S. H., Gamble, H. S., & Armstrong, B. M. (1997). Electrical characterization of dielectrically isolated silicon substrates containing buried metallic layers. IEEE Electron Device Letters, 18(5), 232-234.||Series/Report no.:||IEEE electron device letters||Abstract:||Dielectrically isolated substrates containing buried highly conducting WSi2 layers are characterized for the first time using MOS capacitors. The active silicon layer is approximately 3 µm thick with a buried WSi2 layer 120 mm thick adjacent to the isolation layer. The buried metal forms the back contact of the capacitor and excellent MOS characteristics are observed. Minority carrier lifetimes in excess of 200 µs were measured indicating the suitability of these substrates for use in device manufacture.||URI:||https://hdl.handle.net/10356/91578
|ISSN:||0741-3106||DOI:||10.1109/55.568777||Rights:||IEEE Electron Device Letters © 1997 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. http://www.ieee.org/portal/site.||Fulltext Permission:||open||Fulltext Availability:||With Fulltext|
|Appears in Collections:||EEE Journal Articles|
Files in This Item:
|Electrical Characterization of Dielectrically Isolated Silicon Substrates Containing Buried Metallic Layers.pdf||Published||70.36 kB||Adobe PDF|
Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.