Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/91586
Title: A low-voltage micropower asynchronous multiplier with shift-add multiplication approach
Authors: Gwee, Bah Hwee
Chang, Joseph Sylvester
Shi, Yiqiong
Chua, Chien Chung
Chong, Kwen-Siong
Keywords: DRNTU::Engineering::Electrical and electronic engineering
Issue Date: 2009
Source: Gwee, B. H., Chang, J. S., Shi, Y., Chua, C. C., & Chong, K. S. (2009). A low-voltage micropower asynchronous multiplier with shift-add multiplication approach. IEEE Transactions on Circuits and Systems I, 56 (7), 1349-1359.
Series/Report no.: IEEE transactions on circuits and systems I
Abstract: The design of a low-voltage micropower asynchronous (async) signed truncated multiplier based on a shift–add structure for power-critical applications such as the low-clock-rate ( 4 MHz) hearing aids is described. The emphases of the design are micropower operation and small IC area, and these attributes are achieved in several ways. First, a maximum of three signed power-of-two terms accompanied with sign magnitude data representation is used for the multiplier operand. Second, the least significant partial products are truncated to yield a 16-bit signed product. An error correction methodology is proposed to mitigate, where appropriate, the arising truncation errors. The errors arising from truncation and the effectiveness of the error correction are analytically derived. Third, a low-power shifter design and an internal latch adder are adopted. Finally, a power-efficient speculative delay line is proposed to time the async operation of the various circuit modules. A comparison with competing synchronous and async designs shows that the proposed design features the lowest power dissipation (5.86 W at 1.1 V and 1 MHz) and a very competitive IC area (0.08 mm² using a 0.35-µm CMOS process). The application of the proposed multiplier for realizing a digital filter for a hearing aid is given.
URI: https://hdl.handle.net/10356/91586
http://hdl.handle.net/10220/6227
ISSN: 1549-8328
DOI: http://dx.doi.org/10.1109/TCSI.2008.2006649
Rights: © 2009 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. http://www.ieee.org/portal/site This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.
Fulltext Permission: open
Fulltext Availability: With Fulltext
Appears in Collections:EEE Journal Articles

Files in This Item:
File Description SizeFormat 
A Low-Voltage Micropower Asynchronous Multiplier with Shift-Add Multiplication Approach.pdf1.39 MBAdobe PDFThumbnail
View/Open

Google ScholarTM

Check

Altmetric

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.