Please use this identifier to cite or link to this item:
https://hdl.handle.net/10356/91727
Title: | 3D circuit model for 3D IC reliability study | Authors: | Tan, Cher Ming He, Feifei |
Keywords: | DRNTU::Engineering::Electrical and electronic engineering | Issue Date: | 2009 | Source: | Tan, C. M., & He, F. (2009). 3D circuit model for 3D IC reliability study. International Conference on Thermal, Mechanical and Multiphysics Simulation and Experiments in Micro-Electronics and Micro-Systems(10th:2009:Delft, The Netherlands) | Conference: | IEEE International Conference on Thermal, Mechanical and Multiphysics Simulation and Experiments in Micro-Electronics and Micro-Systems (10th : 2009 : Delft, The Netherlands) | Abstract: | 3D integrated circuit technology is an emerging technology for the near future, and has received tremendous attention in the semiconductor community. With the 3D integrated circuit, the temperature and thermo-mechanical stress in the various parts of the IC are highly dependent on the surrounding materials and their materials properties, including their thermal conductivities, thermal expansivities, Young modulus, poisson ratio etc. Also, the architectural of the 3D IC will also affect the current density, temperature and thermomechanical stress distributions in the IC. In view of the above-mentioned, the electricalthermal- mechanical modeling of integrated circuit can no longer be done with a simple 2D model. The distributions of the current density, temperature and stress are important in determining the reliability of an IC. In this work we demonstrate a method of converting 2D circuit layo~t into a 3D model. Simulations under real circuit operating condition are carried out using both Cadence (a circuit simulator) and ANSYS (finite element tool). Limiting our study to the electromigration failure, we compute the current density, temperature and stress distributions of the interconnect layers by considering the heat transfer and Joule heating, and the "weak spot" for electromigration is identified. Layout design can be modified based on the simulation results so as to enhance the 3D circuit interconnect reliability. | URI: | https://hdl.handle.net/10356/91727 http://hdl.handle.net/10220/6292 |
DOI: | 10.1109/ESIME.2009.4938513 | Schools: | School of Electrical and Electronic Engineering | Rights: | © 2009 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. http://www.ieee.org/portal/site This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. | Fulltext Permission: | open | Fulltext Availability: | With Fulltext |
Appears in Collections: | EEE Conference Papers |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
3D circuit model for 3D IC reliability study.pdf | 15.45 MB | Adobe PDF | View/Open |
SCOPUSTM
Citations
20
18
Updated on Mar 12, 2024
Page view(s) 1
1,482
Updated on Mar 29, 2024
Download(s) 5
550
Updated on Mar 29, 2024
Google ScholarTM
Check
Altmetric
Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.