Study of charge distribution and charge loss in dual-layer metal-nanocrystal-embedded high-κ/SiO2 gate stack
Author
Lwin, Z. Z.
Pey, Kin Leong
Zhang, Q.
Bosman, Michel
Liu, Q.
Gan, C. L.
Singh, P. K.
Mahapatra, S.
Date of Issue
2012School
School of Electrical and Electronic Engineering
Version
Published version
Abstract
In this work, we present a comprehensive experimental study of charge loss mechanisms in a dual-layer metal nanocrystal (DL-MNC) embedded high-κ/SiO2 gate stack. Kelvin force microscopy characterization reveals that the internal-electric-field assisted tunneling could be a dominant charge loss mechanism in DL devices that mainly depends on the charge distribution in two MNC-layers and inter-layer dielectric (ILD) thickness between the two layers of nanocrystals. Our findings suggest that an optimized DL-MNCs embedded memory cell could be achieved by defining the ILD thickness larger than the average MNC-spacing for enhancement of retention ability in MNC embedded gate stacks. It implies the possibility of reducing MNC spacing in DL structure of scaled memory devices by controlling the thickness of ILD.
Subject
DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits
Type
Journal Article
Series/Journal Title
Applied physics letters
Rights
© 2012 American Institute of Physics. This paper was published in Applied Physics Letters and is made available as an electronic reprint (preprint) with permission of American Institute of Physics. The paper can be found at the following official DOI: [http://dx.doi.org/10.1063/1.4712565]. One print or electronic copy may be made for personal use only. Systematic or multiple reproduction, distribution to multiple locations via electronic or other means, duplication of any material in this paper for a fee or for commercial purposes, or modification of the content of the paper is prohibited and is subject to penalties under law.
Collections
http://dx.doi.org/10.1063/1.4712565
Get published version (via Digital Object Identifier)