Please use this identifier to cite or link to this item:
Title: A compact 16-bit dual-slope integrating circuit for direct analog-to-residue conversion
Authors: Tang, Howard
Low, Joshua Yung Lih
Low, Jeremy Yung Shern
Siek, Liter
Jong, Ching Chuen
Chang, Chip Hong
Keywords: DRNTU::Engineering::Electrical and electronic engineering
Issue Date: 2012
Source: Tang, H., Low, J. Y. L., Low, J. Y. S., Siek, L., Jong, C. C., & Chang, C. H. (2012). A compact 16-bit dual-slope integrating circuit for direct analog-to-residue conversion. 2012 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), 272-275.
Abstract: This paper presents a new 16-bit analog-to-residue converter (ARC) for a three moduli set {26-1, 26, 26+1} RNS with a dynamic range of 18 bits. Based on dual-slope integrating principle, direct conversion from analog to residue representation is achieved with only three modulo counters after the voltage sensing circuits. By eliminating the costly binary-to-residue converter, the proposed ARC saves 81.6% of area in comparison with the conventional two-stage architecture consisting of an integrating ADC and a RNS forward converter.
DOI: 10.1109/APCCAS.2012.6419024
Fulltext Permission: none
Fulltext Availability: No Fulltext
Appears in Collections:EEE Conference Papers

Citations 50

Updated on Sep 7, 2020

Page view(s) 20

Updated on Jun 24, 2022

Google ScholarTM




Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.