Please use this identifier to cite or link to this item:
https://hdl.handle.net/10356/101646
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Hussain, Shaista | en |
dc.contributor.author | Basu, Arindam | en |
dc.contributor.author | Wang, Mark | en |
dc.contributor.author | Hamilton, Tara Julia | en |
dc.date.accessioned | 2013-10-10T02:57:42Z | en |
dc.date.accessioned | 2019-12-06T20:42:08Z | - |
dc.date.available | 2013-10-10T02:57:42Z | en |
dc.date.available | 2019-12-06T20:42:08Z | - |
dc.date.copyright | 2012 | en |
dc.date.issued | 2012 | en |
dc.identifier.citation | Hussain, S., Basu, A., Wang, M., & Hamilton, T. J. (2012). DELTRON : neuromorphic architectures for delay based learning. 2012 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), pp.304-307. | en |
dc.identifier.uri | https://hdl.handle.net/10356/101646 | - |
dc.description.abstract | We present a neuromorphic spiking neural network, the DELTRON, that can remember and store patterns by changing the delays of every connection as opposed to modifying the weights. The advantage of this architecture over traditional weight based ones is simpler hardware implementation without multipliers or digital-analog converters (DACs). The name is derived due to similarity in the learning rule with an earlier architecture called Tempotron. We present simulations of memory capacity of the DELTRON for different random spatio-temporal spike patterns and also present SPICE simulation results of the core circuits involved in a reconfigurable mixed signal implementation of this architecture. | en |
dc.language.iso | en | en |
dc.rights | © 2012 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. The published version is available at: [http://dx.doi.org/10.1109/APCCAS.2012.6419032]. | en |
dc.subject | DRNTU::Engineering::Electrical and electronic engineering | en |
dc.title | DELTRON : neuromorphic architectures for delay based learning | en |
dc.type | Conference Paper | en |
dc.contributor.school | School of Electrical and Electronic Engineering | en |
dc.contributor.conference | IEEE Asia Pacific Conference on Circuits and Systems (2012 : Kaohsiung, Taiwan) | en |
dc.identifier.doi | 10.1109/APCCAS.2012.6419032 | en |
dc.description.version | Accepted version | en |
item.fulltext | With Fulltext | - |
item.grantfulltext | open | - |
Appears in Collections: | EEE Conference Papers |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
Deltron.pdf | 170.8 kB | Adobe PDF | View/Open |
SCOPUSTM
Citations
20
14
Updated on Mar 12, 2024
Page view(s) 10
787
Updated on Mar 28, 2024
Download(s) 10
364
Updated on Mar 28, 2024
Google ScholarTM
Check
Altmetric
Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.