Please use this identifier to cite or link to this item:
https://hdl.handle.net/10356/101891
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Low, Jeremy Yung Shern | en |
dc.contributor.author | Chang, Chip Hong | en |
dc.date.accessioned | 2013-10-24T07:37:24Z | en |
dc.date.accessioned | 2019-12-06T20:46:21Z | - |
dc.date.available | 2013-10-24T07:37:24Z | en |
dc.date.available | 2019-12-06T20:46:21Z | - |
dc.date.copyright | 2013 | en |
dc.date.issued | 2013 | en |
dc.identifier.citation | Low, J. Y. S., & Chang, C. H. (2013). A new approach to the design of efficient residue generators for arbitrary moduli. IEEE transactions on circuits and systems I : regular papers, 60(9), 2366-2374. | en |
dc.identifier.issn | 1549-8328 | en |
dc.identifier.uri | https://hdl.handle.net/10356/101891 | - |
dc.description.abstract | Recent analyses demonstrate that operations in some bases of Residue Number System (RNS) exhibit higher resiliency to process variations than in normal binary number system. Under this premise, arbitrary moduli offer greater flexibility in forming high cardinality balanced RNS with variation-insensitive small residue operations for a given dynamic range. Limited in number theoretic property, converting an integer into residue for an arbitrary modulus is as difficult as complex arithmetic operation, particularly for very large wordlength ratio of integer to modulus. This paper presents a new design of efficient residue generators and the design approach is demonstrated with large input wordlength of 64 bits for arbitrary moduli of up to 6 bits. The proposed design eliminates the bottleneck carry propagation additions and modular adder tree of existing designs, and circumvents the undesirably high architectural disparity for different moduli of inconsistent cyclic periodicity. Our experimental results on moduli of different periodicities show that the proposed design is on average 27.7% faster and 28.7% smaller than the state-of-the-art residue generator. Our power simulation results also show that the proposed residue generator has on average reduced the total power and the leakage power of the latter by 44.5% and 24.7%, respectively. | en |
dc.language.iso | en | en |
dc.relation.ispartofseries | IEEE transactions on circuits and systems I : regular papers | en |
dc.rights | © 2013 IEEE | en |
dc.subject | DRNTU::Engineering::Electrical and electronic engineering | en |
dc.title | A new approach to the design of efficient residue generators for arbitrary moduli | en |
dc.type | Journal Article | en |
dc.contributor.school | School of Electrical and Electronic Engineering | en |
dc.identifier.doi | 10.1109/TCSI.2013.2246211 | en |
item.grantfulltext | none | - |
item.fulltext | No Fulltext | - |
Appears in Collections: | EEE Journal Articles |
SCOPUSTM
Citations
20
21
Updated on Jan 24, 2023
Web of ScienceTM
Citations
20
16
Updated on Jan 22, 2023
Page view(s) 50
535
Updated on Jan 28, 2023
Google ScholarTM
Check
Altmetric
Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.