Please use this identifier to cite or link to this item:
Title: New hardware and power efficient sporadic logarithmic shifters for DSP applications
Authors: Chen, Jiajia
Chang, Chip-Hong
Wang, Yujia
Zhao, Juan
Rahardja, Susanto
Keywords: Digital IC Design
Digital Signal Processing
DRNTU::Engineering::Electrical and electronic engineering
Issue Date: 2017
Source: Chen, J., Chang, C.-H., Wang, Y., Zhao, J., & Rahardja, S. (2018). New hardware and power efficient sporadic logarithmic shifters for DSP applications. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 37(4), 896-900. doi:10.1109/TCAD.2017.2740300
Series/Report no.: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Abstract: Shifting an input data by variable amounts is commonly found in arithmetic operations, data encoding and bit-indexing. Although some shift amounts along the entire shift range are not required, the typical realization by a full-range logarithm shifter requires full implementation and therefore suffers from complexity and power overhead. In this paper, the notion of sporadic logarithmic shifter is introduced for the first time, and a new design methodology is proposed for its optimization. By reusing parts of existing substructure of conventional logarithmic shifter or post-multiplexing the hardwired shifts, contagious subranges of desirable shift amounts are successively realized. Synthesis results on 8-bit and 16-bit sporadic logarithmic shifters show average ASIC area and power savings of up to 73.24% and 63.90% respectively, over conventional logarithmic shifters. In addition, by applying the proposed sporadic logarithmic shifters to the DCT architecture, at least 47.5% area savings and 2.9% power savings can be achieved over two constant multipliers based DCT architectures reported in the literature.
ISSN: 0278-0070
DOI: 10.1109/TCAD.2017.2740300
Rights: © 2017 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. The published version is available at:
Fulltext Permission: open
Fulltext Availability: With Fulltext
Appears in Collections:EEE Journal Articles

Files in This Item:
File Description SizeFormat 
New Hardware and Power Efficient Sporadic Logarithmic Shifters for DSP Applications.pdf219.56 kBAdobe PDFThumbnail


checked on Jul 16, 2020


checked on Oct 25, 2020

Page view(s)

checked on Oct 25, 2020


checked on Oct 25, 2020

Google ScholarTM




Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.