Please use this identifier to cite or link to this item:
https://hdl.handle.net/10356/106524
Title: | A novel analog-to-residue conversion scheme based on clock overlapping technique | Authors: | Huang, Qi Zhu, Di Siek, Liter |
Keywords: | DRNTU::Engineering::Electrical and electronic engineering | Issue Date: | 2012 | Source: | Huang, Q., Zhu, D., & Siek, L. (2012). A novel analog-to-residue conversion scheme based on clock overlapping technique. 2012 IEEE International Symposium on Circuits and Systems, 3206-3209. | Conference: | IEEE International Symposium on Circuits and Systems (2012 : Seoul, Korea) | Abstract: | Residue Number System (RNS) offers significant advantages over conventional number system in terms of parallel signal processing and power consumption. This makes it ideally suitable for communication, computer security, digital signal processing, in which long word addition and multiplication are involved critically. However, traditional Analog-Digital (binary)-Residue conversion scheme requires large silicon area and high power consumption. Therefore, direct Analog-to-Residue conversion starts to attract due attention from circuit designers and researchers. This paper describes a new approach to the direct conversion based on clock overlapping technique and the hardware complexity grows only logarithmically with the bit-resolution. | URI: | https://hdl.handle.net/10356/106524 http://hdl.handle.net/10220/17519 |
DOI: | 10.1109/ISCAS.2012.6272005 | Schools: | School of Electrical and Electronic Engineering | Fulltext Permission: | none | Fulltext Availability: | No Fulltext |
Appears in Collections: | EEE Conference Papers |
SCOPUSTM
Citations
50
1
Updated on Feb 10, 2024
Page view(s) 20
630
Updated on Mar 28, 2024
Google ScholarTM
Check
Altmetric
Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.