Please use this identifier to cite or link to this item:
Title: Design of high performance quarter-micron retrograde well P-channel MOSFET
Authors: Swe, Toe Naing.
Keywords: DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits
Issue Date: 1999
Abstract: This thesis presents the design and optimization through fabrication and simulation of quarter-micron surface-channel pMOSFETs for low power, high speed applications. The high performance pMOSFET is realized by careful design of the channel, well and source/drain doping profile. The main features of the fabricated devices are non-uniform channel doping, high energy deep retrograde well, p+-polysilicon gate approach and the LDD source-drain structure.
Schools: School of Electrical and Electronic Engineering 
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:EEE Theses

Files in This Item:
File Description SizeFormat 
  Restricted Access
Main report15.06 MBAdobe PDFView/Open

Page view(s) 50

Updated on Jul 21, 2024


Updated on Jul 21, 2024

Google ScholarTM


Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.