Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/139089
Title: Synaptic CMOS transistor
Authors: Chai, Zhen Hong
Keywords: Engineering::Electrical and electronic engineering
Issue Date: 2020
Publisher: Nanyang Technological University
Project: A2016-191
Abstract: Neuromorphic systems inspired by the brain have gained much popularity in the computing world for its potential energy-efficient computation. To fully realisse a developed neuromorphic hardware application, large-scale integration of artificial synapses onto a single computing chip is required. In this work, electrical measurements were conducted on commercial level TiN/HfO2 gated n-channel MOSFET transistor (with an equivalent oxide thickness of 1.7nm) to demonstrate that it can exhibit some critical synaptic characteristics of a biological synapse such as excitatory and inhibitory postsynaptic current (EPSC and IPSC), short-term plasticity (STP) and long-term potentiation (LTP), metaplasticity, and spike timing dependent plasticity (STDP). The mechanism behind the output characteristic of MOSFET to exhibit synaptic-like response is the charge trapping and de-trapping at defects in the oxide and oxide/semiconductor interface. The readily available CMOS transistor can be a potential fundamental building block for an artificial neural network to drive towards a commercialised neuromorphic system.
URI: https://hdl.handle.net/10356/139089
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:EEE Student Reports (FYP/IA/PA/PI)

Files in This Item:
File Description SizeFormat 
FYP Final Report (Chai Zhen Hong).pdf
  Restricted Access
1.99 MBAdobe PDFView/Open

Page view(s)

204
Updated on Jun 28, 2022

Download(s)

12
Updated on Jun 28, 2022

Google ScholarTM

Check

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.