Please use this identifier to cite or link to this item:
|Title:||Development of electrical, electronic & information system||Authors:||Gwee, Bah Hwee.
Sng, Kenneth Eng Kian.
So, Ping Lam.
|Keywords:||DRNTU::Engineering::Electrical and electronic engineering::Electronic systems||Issue Date:||2007||Abstract:||SOI technologies offer solutions to low power, high performance applications. The key device-architecture issue is the choice between partially depleted and fully depleted devices. While each structure has pros and cons, the choice needs to be balanced between process complexity and performance. Thereafter, engineers have ventured into some non-classical transistor structures will likely take over due to their delivery of higher performance with lower leakage than traditional scaled SOI CMOS approaches. The possibility of using a back gate have sparked a large research activity in the field of novel SOI devices. Among all other multiple gate design, it is well known that Gate-All-Around (GAA) MOSFET offers the most attractive properties for digital application. GAA MOSFET is being examined as extension of planar CMOS technology with potential to increase performance and packing density over the conventional technique.||URI:||http://hdl.handle.net/10356/14242||Fulltext Permission:||restricted||Fulltext Availability:||With Fulltext|
|Appears in Collections:||EEE Research Reports (Staff & Graduate Students)|
Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.