Please use this identifier to cite or link to this item:
Title: A fast approach for generating efficient parsers on FPGAs
Authors: Cao, Zhuang
Zhang, Huiguo
Li, Junnan
Wen, Mei
Zhang, Chunyuan
Keywords: Engineering::Computer science and engineering
Issue Date: 2019
Source: Cao, Z., Zhang, H., Li, J., Wen, M., & Zhang, C. (2019). A fast approach for generating efficient parsers on FPGAs. Symmetry, 11(10), 1265-. doi:10.3390/sym11101265
Journal: Symmetry
Abstract: The development of modern networking requires that high-performance network processors be designed quickly and efficiently to support new protocols. As a very important part of the processor, the parser parses the headers of the packets-this is the precondition for further processing and finally forwarding these packets. This paper presents a framework designed to transform P4 programs to VHDL and to generate parsers on Field Programmable Gate Arrays (FPGAs). The framework includes a pipeline-based hardware architecture and a back-end compiler. The hardware architecture comprises many components with varying functionality, each of which has its own optimized VHDL template. By using the output of a standard frontend P4 compiler, our proposed compiler extracts the parameters and relationships from within the used components, which can then be mapped to corresponding templates by configuring, optimizing, and instantiating them. Finally, these templates are connected to output VHDL code. When a prototype of this framework is implemented and evaluated, the results demonstrate that the throughputs of the generated parsers achieve nearly 320 Gbps at a clock rate of around 300 MHz. Compared with state-of-the-art solutions, our proposed parsers achieve an average of twice the throughput when similar amounts of resources are being used.
ISSN: 2073-8994
DOI: 10.3390/sym11101265
Rights: © 2019 The Authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (
Fulltext Permission: open
Fulltext Availability: With Fulltext
Appears in Collections:SCSE Journal Articles

Files in This Item:
File Description SizeFormat 
A fast approach for generating efficient parsers on FPGAs.pdf763.73 kBAdobe PDFView/Open

Citations 20

Updated on Mar 10, 2021

Citations 20

Updated on Mar 4, 2021

Page view(s)

Updated on May 21, 2022


Updated on May 21, 2022

Google ScholarTM




Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.