Please use this identifier to cite or link to this item:
Title: A large-scale comprehensive evaluation of single-slice ring oscillator and PicoPUF bit cells on 28-nm Xilinx FPGAs
Authors: Gu, Chongyan
Chang, Chip-Hong
Liu, Weiqiang
Hanley, Neil
Miskelly, Jack
O’Neill, Máire
Keywords: Engineering::Electrical and electronic engineering
Issue Date: 2020
Source: Gu, C., Chang, C.-H., Liu, W., Hanley, N., Miskelly, J., & O’Neill, M. (2020). A large-scale comprehensive evaluation of single-slice ring oscillator and PicoPUF bit cells on 28-nm Xilinx FPGAs. Journal of Cryptographic Engineering, 142. doi:10.1007/s13389-020-00244-5
Project: MOE2018-T1-001-131 (RG87/18)
Journal: Journal of Cryptographic Engineering
Abstract: Lightweight implementation of security primitives, e.g., physical unclonable functions (PUFs) and true random number generator, in field programmable gate array (FPGA) is crucial replacement of the conventional decryption key stored in battery-backed random access memory or E-Fuses for the protection of field reconfigurable assets. A slice is the smallest reconfigurable logic block in an Xilinx FPGA. The entropy exploitable from each slice of an FPGA is an important factor for the design of security primitives. Previous research has shown that the locations of slices can impact the quality of delay-based PUF designs implemented on FPGAs. To investigate the effect of the placement of each single-bit PUF cell free from the routing resource constraint between slices, single-bit ring oscillator (RO) and identity-based PUF design (Pi-coPUF) cells that can each be fully fitted into a single slice are evaluated. To accurately evaluate their statistical performance, data from a large number of devices are required. To this end, 217 Xilinx Artix-7 FPGAs has been employed to provide a large-scale comprehensive analysis for the two designs. This is the first time single-slice disorder-based security entities have been investigated and compared on 28-nm Xilinx FPGA. Uniqueness, uniformity, correlation, reliability, bit-aliasing and inentropy of each type of cell are evaluated for four different types of cell placement. Our experimental results corroborate that the location of both cell types in the FPGA affects their performances. For both cell types, the lower the correlation between devices, the higher the min-entropy and uniqueness. Overall, the min-entropy, correlation and uniqueness of PicoPUF are slightly higher than those of RO. Otherwise, the uniformity, bit-aliasing and reliability of the PicoPUF are slightly lower than those of the RO. Comparing the resource usage and metrics of the PicoPUF, ring oscillator PUF and some existing memory-based PUF implementations, PicoPUF stands out as a lightweight FPGA-based weak PUF design. The raw data for the PicoPUF design are made publicly available to enable the research community to use them for benchmarking and/or validation.
ISSN: 2190-8508
DOI: 10.1007/s13389-020-00244-5
Rights: © 2020 The Author(s) (published by Journal of Cryptographic Engineering). This is an open-access article distributed under the terms of the Creative Commons Attribution License.
Fulltext Permission: open
Fulltext Availability: With Fulltext
Appears in Collections:EEE Journal Articles

Files in This Item:
File Description SizeFormat 
Gu2020_Article_ALarge-scaleComprehensiveEvalu.pdf2.84 MBAdobe PDFThumbnail

Citations 50

Updated on Mar 18, 2023

Web of ScienceTM
Citations 20

Updated on Mar 23, 2023

Page view(s)

Updated on Mar 24, 2023

Download(s) 50

Updated on Mar 24, 2023

Google ScholarTM




Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.