Please use this identifier to cite or link to this item:
Full metadata record
DC FieldValueLanguage
dc.contributor.authorHo, Weng Geng.-
dc.description.abstractThe report has elaborated the Final Year Project (FYP), namely Design of a Handshake Asynchronous IC design tool. The use of a Handshake Solutions TiDE AE Asynchronous IC Design CAD tools and the methodology for designing VLSI systems were explored. Input language for Handshake Solutions, Haste and its syntax in various applications were learned. The overview of the Handshake Solutions TiDE AE tools and their design flow was conducted and summarized. The process of design includes compilation, mapping, simulation, analysis, modules linking, logic optimization and timing validation. For a simple illustration of design flow, simple Buffer Gate circuit was designed and verified. Besides, design of complex asynchronous VLSI circuit, FIR filter was later conducted for further exploration. The architecture of the design, design steps as well as the results of various processes has been discussed. Comments and conclusions of the whole project were also included in the report.en_US
dc.format.extent90 p.en_US
dc.subjectDRNTU::Engineering::Electrical and electronic engineering::Integrated circuitsen_US
dc.titleDesign of a handshake asynchronous IC design toolen_US
dc.typeFinal Year Project (FYP)en_US
dc.contributor.supervisorGwee, Bah Hweeen_US
dc.contributor.schoolSchool of Electrical and Electronic Engineeringen_US
dc.description.degreeBachelor of Engineeringen_US
item.fulltextWith Fulltext-
Appears in Collections:EEE Student Reports (FYP/IA/PA/PI)
Files in This Item:
File Description SizeFormat 
  Restricted Access
5.25 MBAdobe PDFView/Open

Page view(s)

checked on Oct 25, 2020


checked on Oct 25, 2020

Google ScholarTM


Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.