Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/154498
Full metadata record
DC FieldValueLanguage
dc.contributor.authorGuo, Pengxingen_US
dc.contributor.authorHou, W.en_US
dc.contributor.authorGuo, L.en_US
dc.contributor.authorSun, W.en_US
dc.contributor.authorLiu, C.en_US
dc.contributor.authorBao, H.en_US
dc.contributor.authorDuong, Luan H. K.en_US
dc.contributor.authorLiu, Weichenen_US
dc.date.accessioned2021-12-23T07:45:46Z-
dc.date.available2021-12-23T07:45:46Z-
dc.date.issued2020-
dc.identifier.citationGuo, P., Hou, W., Guo, L., Sun, W., Liu, C., Bao, H., Duong, L. H. K. & Liu, W. (2020). Fault-tolerant routing mechanism in 3D optical network-on-chip based on node reuse. IEEE Transactions On Parallel and Distributed Systems, 31(3), 547-564. https://dx.doi.org/10.1109/TPDS.2019.2939240en_US
dc.identifier.issn1045-9219en_US
dc.identifier.urihttps://hdl.handle.net/10356/154498-
dc.description.abstractThe three-dimensional Network-on-Chips (3D NoCs) has become a mature multi-core interconnection architecture in recent years. However, the traditional electrical lines have very limited bandwidth and high energy consumption, making the photonic interconnection promising for future 3D Optical NoCs (ONoCs). Since existing solutions cannot well guarantee the fault-tolerant ability of 3D ONoCs, in this paper, we propose a reliable optical router (OR) structure which sacrifices less redundancy to obtain more restore paths. Moreover, by using our fault-tolerant routing algorithm, the restore path can be found inside the disabled OR under the deadlock-free condition, i.e., fault-node reuse. Experimental results show that the proposed approach outperforms the previous related works by maximum 81.1 percent and 33.0 percent on average for throughput performance under different synthetic and real traffic patterns. It can improve the system average optical signal to noise ratio (OSNR) performance by maximum 26.92 percent and 12.57 percent on average, and it can improve the average energy consumption performance by 0.3 percent to 15.2 percent under different topology types/sizes, failure rates, OR structures, and payload packet sizes.en_US
dc.language.isoenen_US
dc.relation.ispartofIEEE Transactions on Parallel and Distributed Systemsen_US
dc.rights© 2019 IEEE. All rights reserved.en_US
dc.subjectEngineering::Computer science and engineeringen_US
dc.titleFault-tolerant routing mechanism in 3D optical network-on-chip based on node reuseen_US
dc.typeJournal Articleen
dc.contributor.schoolSchool of Computer Science and Engineeringen_US
dc.identifier.doi10.1109/TPDS.2019.2939240-
dc.identifier.scopus2-s2.0-85074756275-
dc.identifier.issue3en_US
dc.identifier.volume31en_US
dc.identifier.spage547en_US
dc.identifier.epage564en_US
dc.subject.keywords3D Optical Network-On-Chipen_US
dc.subject.keywordsFault-Tolerant Routing Mechanismen_US
item.fulltextNo Fulltext-
item.grantfulltextnone-
Appears in Collections:SCSE Journal Articles

Page view(s)

32
Updated on Jul 3, 2022

Google ScholarTM

Check

Altmetric


Plumx

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.