Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/155209
Title: Imbalance current analysis and its suppression methodology for parallel SiC MOSFETs with aid of a differential mode choke
Authors: Zeng, Zheng
Zhang, Xin
Zhang, Zhe
Keywords: Engineering::Electrical and electronic engineering
Issue Date: 2020
Source: Zeng, Z., Zhang, X. & Zhang, Z. (2020). Imbalance current analysis and its suppression methodology for parallel SiC MOSFETs with aid of a differential mode choke. IEEE Transactions On Industrial Electronics, 67(2), 1508-1519. https://dx.doi.org/10.1109/TIE.2019.2901655
Project: RG 85/18
Journal: IEEE Transactions on Industrial Electronics
Abstract: Parallel connection of silicon carbide (SiC) MOSFETs is a cost-effective solution for high-capacity power converters. However, transient imbalance current, during turn-on and -off processes, challenges the safety and stability of parallel SiC MOSFETs. In this paper, considering the impact factors of device parameters, circuit parasitics, and junction temperatures, in-depth mathematical models are created to reveal the electrothermal mechanisms of the imbalance current. Moreover, with the incorporation of a differential mode choke (DMC), an effective approach is proposed to suppress the imbalance current among parallel SiC MOSFETs. Physics concepts, operation principles, and design guidelines of the DMC-based suppression method are fully presented. Besides, to reduce the equivalent leakage inductance and equivalent parallel capacitance of the DMC, winding patterns of the DMC are comparatively studied and optimized to suppress turn-off over-voltage and switching ringing. Concerning the influence of winding patterns, load currents, gate resistances, and junction temperatures, experimental results are comprehensively demonstrated to confirm the validity of theoretical models and the function of the proposed DMC-based suppression method. It is turned out the low-cost DMC is easy to design and utilize without complex feedback circuits or control schemes, which is a cost-effective component to guarantee consistent and synchronous on-off trajectories of parallel SiC MOSFETs.
URI: https://hdl.handle.net/10356/155209
ISSN: 0278-0046
DOI: 10.1109/TIE.2019.2901655
Rights: © 2019 IEEE. All rights reserved.
Fulltext Permission: none
Fulltext Availability: No Fulltext
Appears in Collections:EEE Journal Articles

Page view(s)

34
Updated on Jun 30, 2022

Google ScholarTM

Check

Altmetric


Plumx

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.