Please use this identifier to cite or link to this item:
Title: A pipelined educational simulator for the ARM processor
Authors: Chia, Belinda Wei Qi
Keywords: Engineering::Computer science and engineering::Computer systems organization
Issue Date: 2022
Publisher: Nanyang Technological University
Source: Chia, B. W. Q. (2022). A pipelined educational simulator for the ARM processor. Final Year Project (FYP), Nanyang Technological University, Singapore.
Project: SCSE21-0474 
Abstract: This paper proposes an approach to implement a pipelined ARM simulator for educational purposes. This simulator allows users to select various data and control hazards settings and display the details of the outcome in the application. Furthermore, there is a pipelined graph shown to illustrate a pipelined architecture. The ARM simulator is built on top of an existing ARM simulator ‘Bicep.js’. ‘Bicep.js’ is an open-source application that allow other programmers to modify and add on features to it. This report provides detailed documentation of the development of the simulator, which includes different aspects, problems faced and the implementation of the simulator.
Schools: School of Computer Science and Engineering 
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:SCSE Student Reports (FYP/IA/PA/PI)

Files in This Item:
File Description SizeFormat 
Chia Wei Qi Belinda - Final Year Project Report.pdf
  Restricted Access
1.88 MBAdobe PDFView/Open

Page view(s)

Updated on Dec 7, 2023

Download(s) 50

Updated on Dec 7, 2023

Google ScholarTM


Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.