Please use this identifier to cite or link to this item:
Title: Design of a low noise low voltage preamplifier
Authors: Yeoh, Kuan Seong.
Keywords: DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits
Issue Date: 2009
Abstract: A low noise low voltage preamplifier is designed in this project. Using a 0.18 μm CMOS technology, a two-stage CMOS folded cascode operational amplifier with class AB output buffer is designed utilizing Cadence Custom IC Design Tool. The preamplifier is biased by a constant-transconductance bias circuit having wide-swing cascode current mirrors, which is to ensure that the preamplifier always work in saturation region. Lead compensation technique is introduced in circuit design in order to produce wider gain bandwidth and achieve stability at unity bandwidth. Ultimately, a preamplifier with high slew rate, high PSRR, high CMRR and low input referred noise level is created. Possessing a high gain of 76.53dB, gain bandwidth of 15.4MHz and phase margin of 75º, the designed preamplifier is proved to be capable in driving a load of 1k resistor in parallel with 1pF capacitor at a supply voltage of 1.8V.
Schools: School of Electrical and Electronic Engineering 
Research Centres: Centre for Integrated Circuits and Systems 
Rights: Nanyang Technological University
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:EEE Student Reports (FYP/IA/PA/PI)

Files in This Item:
File Description SizeFormat 
  Restricted Access
1.87 MBAdobe PDFView/Open

Page view(s) 50

Updated on Jul 17, 2024

Download(s) 50

Updated on Jul 17, 2024

Google ScholarTM


Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.