Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/157237
Full metadata record
DC FieldValueLanguage
dc.contributor.authorSua, Heng Duangen_US
dc.date.accessioned2022-05-11T06:36:45Z-
dc.date.available2022-05-11T06:36:45Z-
dc.date.issued2022-
dc.identifier.citationSua, H. D. (2022). Low–cost visual localization system on an embedded platform. Final Year Project (FYP), Nanyang Technological University, Singapore. https://hdl.handle.net/10356/157237en_US
dc.identifier.urihttps://hdl.handle.net/10356/157237-
dc.description.abstractSimultaneous Localization and Mapping (SLAM) of an unknown environment is very crucial in navigation for autonomous robots. The role of SLAM is more critical for indoor navigation as the SLAM system cannot rely on Global Positioning System (GPS). Furthermore, an autonomous robot is typically only equipped with camera sensors and a low-cost embedded system, which poses a challenge in achieving high-speed visual SLAM. The objective of this project is to develop a preliminary Field Programmable Gate Array (FPGA) based sensing and computing stack for visual SLAM. To date, most of the existing visual SLAM algorithms have been implemented on microprocessors and GPUs. This project aims to port a widely used visual-inertial SLAM framework to the processing system (PS) of an FPGA platform and perform calibration of the Inertial Measurement Unit (IMU) and camera sensors to reduce pose estimate uncertainty. This project will lay the foundation for future research in hardware acceleration of visual SLAM algorithm on FPGAen_US
dc.language.isoenen_US
dc.publisherNanyang Technological Universityen_US
dc.relationSCSE21-0005en_US
dc.subjectEngineering::Computer science and engineering::Hardware::Performance and reliabilityen_US
dc.titleLow–cost visual localization system on an embedded platformen_US
dc.typeFinal Year Project (FYP)en_US
dc.contributor.supervisorLam Siew Keien_US
dc.contributor.schoolSchool of Computer Science and Engineeringen_US
dc.description.degreeBachelor of Engineering (Computer Engineering)en_US
dc.contributor.supervisor2Duvindu Piyasenaen_US
dc.contributor.supervisoremailASSKLam@ntu.edu.sgen_US
item.grantfulltextrestricted-
item.fulltextWith Fulltext-
Appears in Collections:SCSE Student Reports (FYP/IA/PA/PI)
Files in This Item:
File Description SizeFormat 
SuaHengDuang_U1921233B_FYP Report.pdf
  Restricted Access
1.88 MBAdobe PDFView/Open

Page view(s)

19
Updated on Jun 28, 2022

Google ScholarTM

Check

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.