Please use this identifier to cite or link to this item:
https://hdl.handle.net/10356/157343
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Tan, Andy Jun Ji | en_US |
dc.date.accessioned | 2022-05-12T06:48:32Z | - |
dc.date.available | 2022-05-12T06:48:32Z | - |
dc.date.issued | 2022 | - |
dc.identifier.citation | Tan, A. J. J. (2022). Design and development of multi-level inverter with reduced switch count and voltage boosting capability. Final Year Project (FYP), Nanyang Technological University, Singapore. https://hdl.handle.net/10356/157343 | en_US |
dc.identifier.uri | https://hdl.handle.net/10356/157343 | - |
dc.description.abstract | An inverter generally converts Direct Current (DC) voltage to Alternating Current (AC) voltage and comprises electronic components or devices operating at a certain frequency or voltage. Inverters are used and categorised in a few ways, with the most common being used as two-level inverter and multi-level inverter (MLI), whereas some are classified as Voltage Source Inverter (VSI) while others are classified as Current Source Inverter (CSI). However, in this project, multi-level inverter will be discussed. The advantages of a multi-level inverter compared to common two-level inverters are their capability of producing higher voltage and power outputs, lower Total Harmonic Distortion (THD), lower switching voltage stress and lower Electromagnetic Interferences (EMI). Such advantages make the MLI feasible for vital applications that are widely used in our energy distribution system like solar panels and uninterruptible power supplies (UPS). The main objective of this project is to design and develop a MLI topology with reduced switch count and voltage boosting capability. This project will discuss the steps taken to design the proposed topology. Simulation results from the topology will also be presented and discussed. Lastly the report will conclude with a conclusion and future work of this project. | en_US |
dc.language.iso | en | en_US |
dc.publisher | Nanyang Technological University | en_US |
dc.relation | A1046-211 | en_US |
dc.subject | Engineering::Electrical and electronic engineering::Power electronics | en_US |
dc.subject | Engineering::Electrical and electronic engineering::Electronic circuits | en_US |
dc.title | Design and development of multi-level inverter with reduced switch count and voltage boosting capability | en_US |
dc.type | Final Year Project (FYP) | en_US |
dc.contributor.supervisor | Foo Yi Shyh Eddy | en_US |
dc.contributor.school | School of Electrical and Electronic Engineering | en_US |
dc.description.degree | Bachelor of Engineering (Electrical and Electronic Engineering) | en_US |
dc.contributor.supervisoremail | EddyFoo@ntu.edu.sg | en_US |
item.fulltext | With Fulltext | - |
item.grantfulltext | restricted | - |
Appears in Collections: | EEE Student Reports (FYP/IA/PA/PI) |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
AndyTanJunJi_U1920978B_FYPReport.pdf Restricted Access | 3.5 MB | Adobe PDF | View/Open |
Page view(s)
114
Updated on Mar 28, 2024
Download(s)
13
Updated on Mar 28, 2024
Google ScholarTM
Check
Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.