Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/157343
Full metadata record
DC FieldValueLanguage
dc.contributor.authorTan, Andy Jun Jien_US
dc.date.accessioned2022-05-12T06:48:32Z-
dc.date.available2022-05-12T06:48:32Z-
dc.date.issued2022-
dc.identifier.citationTan, A. J. J. (2022). Design and development of multi-level inverter with reduced switch count and voltage boosting capability. Final Year Project (FYP), Nanyang Technological University, Singapore. https://hdl.handle.net/10356/157343en_US
dc.identifier.urihttps://hdl.handle.net/10356/157343-
dc.description.abstractAn inverter generally converts Direct Current (DC) voltage to Alternating Current (AC) voltage and comprises electronic components or devices operating at a certain frequency or voltage. Inverters are used and categorised in a few ways, with the most common being used as two-level inverter and multi-level inverter (MLI), whereas some are classified as Voltage Source Inverter (VSI) while others are classified as Current Source Inverter (CSI). However, in this project, multi-level inverter will be discussed. The advantages of a multi-level inverter compared to common two-level inverters are their capability of producing higher voltage and power outputs, lower Total Harmonic Distortion (THD), lower switching voltage stress and lower Electromagnetic Interferences (EMI). Such advantages make the MLI feasible for vital applications that are widely used in our energy distribution system like solar panels and uninterruptible power supplies (UPS). The main objective of this project is to design and develop a MLI topology with reduced switch count and voltage boosting capability. This project will discuss the steps taken to design the proposed topology. Simulation results from the topology will also be presented and discussed. Lastly the report will conclude with a conclusion and future work of this project.en_US
dc.language.isoenen_US
dc.publisherNanyang Technological Universityen_US
dc.relationA1046-211en_US
dc.subjectEngineering::Electrical and electronic engineering::Power electronicsen_US
dc.subjectEngineering::Electrical and electronic engineering::Electronic circuitsen_US
dc.titleDesign and development of multi-level inverter with reduced switch count and voltage boosting capabilityen_US
dc.typeFinal Year Project (FYP)en_US
dc.contributor.supervisorFoo Yi Shyh Eddyen_US
dc.contributor.schoolSchool of Electrical and Electronic Engineeringen_US
dc.description.degreeBachelor of Engineering (Electrical and Electronic Engineering)en_US
dc.contributor.supervisoremailEddyFoo@ntu.edu.sgen_US
item.grantfulltextrestricted-
item.fulltextWith Fulltext-
Appears in Collections:EEE Student Reports (FYP/IA/PA/PI)
Files in This Item:
File Description SizeFormat 
AndyTanJunJi_U1920978B_FYPReport.pdf
  Restricted Access
3.5 MBAdobe PDFView/Open

Page view(s)

18
Updated on Jun 27, 2022

Download(s)

2
Updated on Jun 27, 2022

Google ScholarTM

Check

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.