Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/157361
Title: Design implementation of an AES-256 hardware accelerator and its side-channel attack (SCA) evaluation
Authors: Goh, Xing Han
Keywords: Engineering::Electrical and electronic engineering
Issue Date: 2022
Publisher: Nanyang Technological University
Source: Goh, X. H. (2022). Design implementation of an AES-256 hardware accelerator and its side-channel attack (SCA) evaluation. Final Year Project (FYP), Nanyang Technological University, Singapore. https://hdl.handle.net/10356/157361
Project: A2059-211
Abstract: In this modern era, encryption is one of the commonly used protection measures to ensure data security. It can be used to protect sensitive data from being stolen and being exploited by any adversaries for harmful purposes. Any personal with authorized permission will be able to access or read the data with their personalized key. Therefore, the data will be protected from any attacks as long as the personalized key is being kept well. AES (Advanced Encryption Standard) is one of the commonly used encryption algorithms used in encrypting and protecting sensitive information. However, the secret key used to access to the data encrypted by AES can be potentially stolen away by any adversaries with the rise of cyber-physical-attack. Attackers can identify the encryption key by analysing the power dissipation and electromagnetic (EM) radiation during the encryption and decryption process. This attacking method is known as Side-Channel Attack (SCA) and it poses a serious threat towards our hardware security in this modern era. In this project, the AES-256 encryption algorithm is implemented through a hardware design which utilizes a 256 bits key length in its encryption. The AES-256 hardware implementation undergoes more rounds of encryption and it requires a larger encryption key size compared to AES-128. After the hardware implementation design process, the AES-256 hardware design undergoes design simulation and synthesis process to verify the functionality of the design. Power simulation is performed on the AES-256 hardware design to obtain its power consumption and power traces during the encryption process. SCA is then launched towards the AES-256 design by utilizing its power traces to reveal the secret key. The results of SCA towards AES-256 design were evaluated and used to determine the vulnerability of AES-256 towards SCA. The results of the SCA analysis showed that the AES-256 design is still vulnerable towards SCA.
URI: https://hdl.handle.net/10356/157361
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:EEE Student Reports (FYP/IA/PA/PI)

Files in This Item:
File Description SizeFormat 
Design Implementation of an AES-256 Hardware Accelerator and its Side-Channel Attack (SCA) Evaluation.pdf
  Restricted Access
2.15 MBAdobe PDFView/Open

Page view(s)

9
Updated on May 19, 2022

Download(s)

3
Updated on May 19, 2022

Google ScholarTM

Check

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.