Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/157386
Title: High speed CMOS multiplier design
Authors: Tay, Wen Kai
Keywords: Engineering::Electrical and electronic engineering::Integrated circuits
Issue Date: 2022
Publisher: Nanyang Technological University
Source: Tay, W. K. (2022). High speed CMOS multiplier design. Final Year Project (FYP), Nanyang Technological University, Singapore. https://hdl.handle.net/10356/157386
Project: A2065-211
Abstract: Due to increasing popularity of real-time systems, there is an increasing need for high-speed circuits to process data and deliver an output for subsequent circuits to be used. A multiplier is a type of circuit crucial in processing data and generally the slowest in the system. To implement a high-speed CMOS multiplier, we would have to consider its circuit design which comprises of its logic gates. By using different types of logic combinations, we can achieve the function of a multiplier. The speed of the multiplier would be affected by the delay of the logic circuit. This would be achieved by using Verilog to design the circuit and Synopsys to synthesize the circuit. The different designs will be analysed, and the delay of the output compared. The proposed multiplier design is about 2 times faster than the array multiplier. The simulations are performed using AMS 0.35um technology.
URI: https://hdl.handle.net/10356/157386
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:EEE Student Reports (FYP/IA/PA/PI)

Files in This Item:
File Description SizeFormat 
FYP Final Report (Tay Wen Kai).pdf
  Restricted Access
1.17 MBAdobe PDFView/Open

Page view(s)

7
Updated on May 20, 2022

Download(s)

2
Updated on May 20, 2022

Google ScholarTM

Check

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.