Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/157994
Full metadata record
DC FieldValueLanguage
dc.contributor.authorPutra, Nicholas Kenneth Nagaen_US
dc.date.accessioned2022-06-15T00:57:33Z-
dc.date.available2022-06-15T00:57:33Z-
dc.date.issued2021-
dc.identifier.citationPutra, N. K. N. (2021). Design and verification for surface electrode openings of ion trap for scalable quantum computing. Student Research Paper, Nanyang Technological University, Singapore. https://hdl.handle.net/10356/157994en_US
dc.identifier.urihttps://hdl.handle.net/10356/157994-
dc.description.abstractQuantum computing is a promising candidate in the field of advanced computing. This technology is powerful as it reduces the computational time complexity of classical computers exponentially by applying the superposition principle. This project focuses on further improving the scalability and ion trapping efficiency by monolithically integrating photonics into the surface electrode ion trap itself. For designing the ion trap (planar Paul ion trap), we implement a symmetric 5-wire geometry. Dynamic electric field generated from two symmetric RF electrodes is used for ion confinement in radial plane, whereas DC electrodes are for control in axial direction. Trapped atomic ions are the basis in order to achieve high-fidelity quantum information processors and high-accuracy optical clocks. The concern of designing such ion traps is their scalability. Current state-of-the-art ion trap relies on free space optics for ion control, which limits portability and scalability. The integration of photonics for on-chip light routing is therefore of high interest. To perform this, an opening at the centre of the surface electrode is required to allow for light propagation. We demonstrate the modelling of ion traps with different openings design using COMSOL Multiphysics and evaluate the corresponding trapping performance, in particular the trapping height and trapping depth. We simulate through sweeping different locations for the opening (constant size of 20x20μm) along the axial direction. Observations done are mainly from the electric field distributions obtained from simulations. A trend in the plot is seen for each sweep location values. Similarly, we sweep through different opening sizes to investigate the ion trapping performance.en_US
dc.language.isoenen_US
dc.publisherNanyang Technological Universityen_US
dc.relationEEE20189en_US
dc.rights© 2021 The Author(s).en_US
dc.subjectEngineering::Electrical and electronic engineering::Microelectronicsen_US
dc.subjectEngineering::Electrical and electronic engineering::Optics, optoelectronics, photonicsen_US
dc.titleDesign and verification for surface electrode openings of ion trap for scalable quantum computingen_US
dc.typeStudent Research Paperen
dc.contributor.supervisorTan Chuan Sengen_US
dc.contributor.schoolSchool of Electrical and Electronic Engineeringen_US
dc.contributor.researchCentre for Integrated Circuits and Systemsen_US
dc.contributor.supervisoremailTanCS@ntu.edu.sgen_US
item.grantfulltextopen-
item.fulltextWith Fulltext-
Appears in Collections:URECA Papers
Files in This Item:
File Description SizeFormat 
EEE20189-Research_Paper.pdf1.05 MBAdobe PDFThumbnail
View/Open

Page view(s) 50

491
Updated on Dec 8, 2023

Download(s) 50

264
Updated on Dec 8, 2023

Google ScholarTM

Check

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.