Please use this identifier to cite or link to this item:
Title: Ternary logics based on 2D ferroelectric-incorporated 2D semiconductor field effect transistors
Authors: Zhao, Guangchao
Wang, Xingli
Yip, Weng Hou
Vinh Huy, Nguyen To
Coquet, Philippe
Huang, Mingqiang
Tay, Beng Kang
Keywords: Engineering::Electrical and electronic engineering
Issue Date: 2022
Source: Zhao, G., Wang, X., Yip, W. H., Vinh Huy, N. T., Coquet, P., Huang, M. & Tay, B. K. (2022). Ternary logics based on 2D ferroelectric-incorporated 2D semiconductor field effect transistors. Frontiers in Materials, 9, 872909-.
Project: MOE2019-T2-2-075
Journal: Frontiers in Materials
Abstract: Ternary logic has been proven to carry an information ratio 1.58 times that of binary logic and is capable to reduce circuit interconnections and complexity of operations. However, the excessive transistor count of ternary logic gates has impeded their industry applications for decades. With the modulation of the ferroelectric negative capacitance (NC) properties on the channel potential, MOSFETs show many novel features including steep subthreshold swing and non-saturation output characteristics, based on which an ultra-compact ternary inverter can be achieved. Compared with traditional bulk materials, layered 2D materials and 2D ferroelectrics provide a clean interface and better electrostatic control and reliability. Even though ultra-low SS (∼10 mV/dec) has been experimentally demonstrated in ferroelectric-negative capacitance-incorporated 2D semiconductor (NC2D) FETs, the available models are still rare for large-scale circuit simulations. In this study, the superb electrical properties of pure 2D material stack-based NC2D FETs (layered CuInP2S6 adopted as the 2D ferroelectric layer) are investigated through device modeling based on the Landau–Khalatnikov (LK) equations in HSPICE. We managed to realize an ultra-compact ternary inverter with one NC2D-PMOS (WSe2) and one NC2D-NMOS (MoS2) in HSPICE simulations, whose transistor count is significantly reduced compared with other counterparts. We also proposed a novel input waveform scheme to solve the hysteresis problem caused by ferroelectric modulation to avoid logic confusion. Additionally, the power consumption and propagation delay of the NC2D-based ternary inverter are also investigated. This work may provide some insights into the design and applications of ferroelectric-incorporated 2D semiconductor devices.
ISSN: 2296-8016
DOI: 10.3389/fmats.2022.872909
Schools: School of Electrical and Electronic Engineering 
Research Centres: Centre for Micro-/Nano-electronics (NOVITAS) 
CNRS International NTU THALES Research Alliances 
Rights: © 2022 Zhao, Wang, Yip, Vinh Huy, Coquet, Huang and Tay. This is an open-access article distributed under the terms of the Creative Commons Attribution License (CC BY). The use, distribution or reproduction in other forums is permitted, provided the original author(s) and the copyright owner(s) are credited and that the original publication in this journal is cited, in accordance with accepted academic practice. No use, distribution or reproduction is permitted which does not comply with these terms.
Fulltext Permission: open
Fulltext Availability: With Fulltext
Appears in Collections:EEE Journal Articles

Files in This Item:
File Description SizeFormat 
fmats-09-872909.pdf1.81 MBAdobe PDFThumbnail

Citations 50

Updated on Sep 24, 2023

Web of ScienceTM
Citations 50

Updated on Sep 22, 2023

Page view(s)

Updated on Sep 23, 2023


Updated on Sep 23, 2023

Google ScholarTM




Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.