Please use this identifier to cite or link to this item:
Full metadata record
DC FieldValueLanguage
dc.contributor.authorFeng, Tianyien_US
dc.identifier.citationFeng, T. (2022). Data transmission in clock domain crossing and data reconfiguration based on asynchronous FIFO. Master's thesis, Nanyang Technological University, Singapore.
dc.description.abstractWith the continuous development of electronic devices and VLSI manufacturing processes, the logic between high-speed processors has become increasingly complex, and more transistors have been integrated on the chip. And SoC has become the mainstream trend in chip manufacturing. Data transmission in clock domain crossing is common in SoC designing process, which also brings a lot of problems including metastability and data loss to designers. In this project, an asynchronous FIFO is designed to solve such problems. And then, an intellectual property core based on FIFO is designed to transfer a bulk of data in cross-clock domain and reconfigure the data.en_US
dc.publisherNanyang Technological Universityen_US
dc.subjectEngineering::Electrical and electronic engineeringen_US
dc.titleData transmission in clock domain crossing and data reconfiguration based on asynchronous FIFOen_US
dc.typeThesis-Master by Courseworken_US
dc.contributor.supervisorZheng Yuanjinen_US
dc.contributor.schoolSchool of Electrical and Electronic Engineeringen_US
dc.description.degreeMaster of Science (Electronics)en_US
item.fulltextWith Fulltext-
Appears in Collections:EEE Theses
Files in This Item:
File Description SizeFormat 
  Restricted Access
2.89 MBAdobe PDFView/Open

Page view(s)

Updated on Mar 1, 2024


Updated on Mar 1, 2024

Google ScholarTM


Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.