Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/163580
Full metadata record
DC FieldValueLanguage
dc.contributor.authorPham, Quang Huyen_US
dc.date.accessioned2022-12-12T03:00:53Z-
dc.date.available2022-12-12T03:00:53Z-
dc.date.issued2023-
dc.identifier.citationPham, Q. H. (2023). Chip scale atomic clock for satellite timing and navigation application. Final Year Project (FYP), Nanyang Technological University, Singapore. https://hdl.handle.net/10356/163580en_US
dc.identifier.urihttps://hdl.handle.net/10356/163580-
dc.description.abstractCurrently, with the advancement of technology, especially satellites and robots, it is easier to collect data about outer space. Having a precise and reliable time reference as the Earth is one of the most essential things in space exploration since it affects the accuracy of spacecraft positioning and data mapping. The Chip Scale Atomic Clock (CSAC) is an atomic clock using caesium with excellent short-term stability as illustrated from the Allan deviation analysis. In space application, that amount of uncertainty in time can transfer to an error of 0.09 meters in distance and can be larger. However, being small, light, and precise, CSAC is a potential candidate for small satellites application. Hence, it is essential to develop a simulator for understanding and estimating the clock performance of the CSAC during a satellite mission. In this project, the three-state model with additional aging and temperature effect was described and applied in numerical simulations of the clock performance of CSAC. In addition, the experiment was developed and set up to verify the errors of CSAC in one-way ranging measurements. This project has designed and developed a fundamental experiment setup for one-way ranging measurement and succeeded in obtaining simulation results within the acceptable ranges from the reported data.en_US
dc.language.isoenen_US
dc.publisherNanyang Technological Universityen_US
dc.relationB470en_US
dc.subjectEngineering::Mechanical engineeringen_US
dc.titleChip scale atomic clock for satellite timing and navigation applicationen_US
dc.typeFinal Year Project (FYP)en_US
dc.contributor.supervisorLi King Ho Holdenen_US
dc.contributor.schoolSchool of Mechanical and Aerospace Engineeringen_US
dc.description.degreeBachelor of Engineering (Aerospace Engineering)en_US
dc.contributor.supervisor2Chow Chee Lapen_US
dc.contributor.supervisoremailHoldenLi@ntu.edu.sg, clchow@ntu.edu.sgen_US
item.grantfulltextrestricted-
item.fulltextWith Fulltext-
Appears in Collections:MAE Student Reports (FYP/IA/PA/PI)
Files in This Item:
File Description SizeFormat 
FYP report Pham Quang Huy after oral v1.pdf
  Restricted Access
3.58 MBAdobe PDFView/Open

Page view(s)

75
Updated on Mar 21, 2023

Download(s)

7
Updated on Mar 21, 2023

Google ScholarTM

Check

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.