Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/163611
Full metadata record
DC FieldValueLanguage
dc.contributor.authorLiao, Yizhuoen_US
dc.date.accessioned2022-12-12T08:28:15Z-
dc.date.available2022-12-12T08:28:15Z-
dc.date.issued2022-
dc.identifier.citationLiao, Y. (2022). Design of a CMOS relaxation oscillator with reduced circuit sensitivity. Master's thesis, Nanyang Technological University, Singapore. https://hdl.handle.net/10356/163611en_US
dc.identifier.urihttps://hdl.handle.net/10356/163611-
dc.description.abstractA fully-integrated CMOS relaxation oscillator which is realized in 40nm CMOS technology is presented. The oscillator includes a stable 2-Transistor based voltage reference without operational amplifier, a simple current reference employing the temperature-compensated composite resistor and the approximated Complementary-to-Absolute-Temperature (CTAT) delay based comparators compensate the approximated Proportional-to-Absolute-Temperature (PTAT) delay arising from the leakage currents in switches. This relaxation oscillator is designed to output a square wave with frequency of 64kHz in duty cycle of 50% at 1.1V supply. The simulation results have demonstrated that the circuit can generate a square wave with stable frequency against temperature and supply variation whilst consuming low current consumption. For temperature range from -20°C to 80°C at 1.1V supply, the oscillator’ output frequency has achieved temperature coefficient (T.C.) of 12.4 ppm/°C in typical corner in one sample simulation. For 200-sample Monte Carlo simulation, the obtained T.C. is 25 ppm/°C. Under typical corner and room temperature, the simulated line sensitivity is 0.045%/V over the supply from 1.1V to 1.6V and the dynamic current consumption is 552nA. A better figure-of-merit (FOM), which equals to 0.129%, is displayed when compared to the representative prior-art works.en_US
dc.language.isoenen_US
dc.publisherNanyang Technological Universityen_US
dc.relationISM-DISS-02914en_US
dc.subjectEngineering::Electrical and electronic engineering::Electronic circuitsen_US
dc.titleDesign of a CMOS relaxation oscillator with reduced circuit sensitivityen_US
dc.typeThesis-Master by Courseworken_US
dc.contributor.supervisorChan Pak Kwongen_US
dc.contributor.schoolSchool of Electrical and Electronic Engineeringen_US
dc.description.degreeMaster of Science (Electronics)en_US
dc.contributor.supervisoremailepkchan@ntu.edu.sgen_US
item.grantfulltextrestricted-
item.fulltextWith Fulltext-
Appears in Collections:EEE Theses
Files in This Item:
File Description SizeFormat 
Design of a CMOS Relaxation Oscillator with Reduced Circuit Sensitivity.pdf
  Restricted Access
1.94 MBAdobe PDFView/Open

Page view(s)

58
Updated on Mar 28, 2023

Download(s)

2
Updated on Mar 28, 2023

Google ScholarTM

Check

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.