Please use this identifier to cite or link to this item:
Title: Design of a CMOS current-mode voltage reference with low PVT sensitivity
Authors: Lin, Youbo
Keywords: Engineering::Electrical and electronic engineering
Issue Date: 2023
Publisher: Nanyang Technological University
Source: Lin, Y. (2023). Design of a CMOS current-mode voltage reference with low PVT sensitivity. Master's thesis, Nanyang Technological University, Singapore.
Abstract: This dissertation proposes a new PVT-Insensitive current-mode voltage reference utilizing second-order curvature-compensated technique. Implemented in TSMC-40nm process technology, the circuit has achieved a temperature coefficient of 18 ppm/◦C in the TT corner and Monte-Carlo T.C. of 27.33 ppm/◦C from −20 ◦C to 120 ◦C, demonstrating strong temperature insensitivity. The circuit, which operates a supply voltage range of 1.1V to 1.5V, gives a 622mV output reference voltage. By utilizing subthreshold MOSFET design, the power dissipation of the circuit is about 10.8uW at a 1.2V supply voltage. The simulation results have shown that the voltage reference has attained the line sensitivity of 0.0118%/V and the PSR of -58dB at 100Hz and reaching -24dB at 10MHz. The process sensitivity of the reference voltage 3.54%. Taken into account of line sensitivity, temperature span of 100 degree C and process sensitivity, the FOM for reference voltage is obtained as 3.71%. In view of circuit simplicity and low PVT sensitivity, the proposed circuit will be very useful of high precision analog circuit applications.
Schools: School of Electrical and Electronic Engineering 
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:EEE Theses

Files in This Item:
File Description SizeFormat 
  Restricted Access
2.66 MBAdobe PDFView/Open

Page view(s)

Updated on Jun 11, 2024


Updated on Jun 11, 2024

Google ScholarTM


Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.