Please use this identifier to cite or link to this item:
Title: Simulation of post-breakdown transistor performance in ultrathin gate dielectrics-based nanoscale MOSFETs
Authors: Yaw, Meng Kwan.
Keywords: DRNTU::Engineering::Electrical and electronic engineering::Semiconductors
Issue Date: 2009
Abstract: The purpose of this project is to simulate the post-breakdown transistor performance in ultrathin gate dielectric. The simulator used was TSUPREM-4 and MEDICI, which is widely used in the semiconductor industry for simulation and analyze semiconductor processing. The simulation was done on a 0.13μm metal-oxide-semiconductor field-effect transistor (MOSFET) which has silicon and silicon oxide defects introduced into the gate dielectric. Various different doping defects and silicon oxide defects are added into the simulation to test for the post-breakdown I-V characteristics of the transistor.
Rights: Nanyang Technological University
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:EEE Student Reports (FYP/IA/PA/PI)

Files in This Item:
File Description SizeFormat 
  Restricted Access
5.62 MBAdobe PDFView/Open

Page view(s) 50

checked on Sep 26, 2020

Download(s) 50

checked on Sep 26, 2020

Google ScholarTM


Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.