Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/176825
Title: Design of CMOS buffer
Authors: Chan, Khang Yie
Keywords: Engineering
Issue Date: 2024
Publisher: Nanyang Technological University
Source: Chan, K. Y. (2024). Design of CMOS buffer. Final Year Project (FYP), Nanyang Technological University, Singapore. https://hdl.handle.net/10356/176825
Abstract: Low voltage buffer plays a vital role in modern world due to the industry of IoT, medical device, consumer electronic, energy harvesting and wearable technology is growing tremendously. Hence, it is crucial to design a low voltage buffer. This report introduces a low voltage buffer design by applying the subthreshold working region to the transistors to achieve low voltage and wide output swing range. The buffer designed is applied with shunt feedback to decrease the output impedance. The buffer is also embedded to an operational transconductance amplifier (OTA) to form an operational amplifier. The OTA is designed by using folded cascode topology and the transistors are biased in subthreshold region to achieve high output swing. The input stage of the OTA is the complimentary input stage to achieve rail-to-rail input common mode range. The transistors are also biased in subthreshold region to achieve high transconductance, hence provide high gain. The final circuit is an operational amplifier with embedded buffer and the performance is discussed.
URI: https://hdl.handle.net/10356/176825
Schools: School of Electrical and Electronic Engineering 
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:EEE Student Reports (FYP/IA/PA/PI)

Files in This Item:
File Description SizeFormat 
FYP Report Chan Khang Yie.pdf
  Restricted Access
3.77 MBAdobe PDFView/Open

Page view(s)

107
Updated on May 7, 2025

Download(s)

13
Updated on May 7, 2025

Google ScholarTM

Check

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.