Please use this identifier to cite or link to this item:
|Title:||TCAD simulation of tunnel FET devices||Authors:||Ang, Ming Hao||Keywords:||DRNTU::Engineering::Electrical and electronic engineering::Microelectronics||Issue Date:||2009||Abstract:||As the conventional metal oxide semiconductor field-effect transistor (MOSFET) keep scaling down to a sub-micron dimension, it became a serious problem. To overcome this problem, devices based on tunneling currents have been proposed as the candidate of MOSFET. The tunnel field-effect transistor (TFET) is a three-terminal gate-controlled p-i-n diode with intrinsic region on top of the MOS-gate. It has several advantages over the conventional MOSFET. The advantages are 1. Suitable for low power application because of lower leakage current. 2. Absence of short-channel effects (SCE) and because of their resulting low off-currents. 3. The sub-threshold slope can be less than 60 mV/decade, such that potentially lower supply voltages can be used. 4. The tunneling effect and the velocity overshoot may enhance the device operating speed. 5. Much smaller Vt roll-off while scaling because threshold voltage of TFET depends on the band bending in small tunnel region, but not the whole channel region. 6. The channel region can be an intrinsic silicon which suppresses the Vt fluctuation caused by dopant atoms random distribution. 7. No punch-through effect in TFET because of reverse p-i-n structure. In this thesis, the device simulations are carried out using a 2-demensional device simulator, Taurus MEDICI. A simulation model is developed to simulate the current-voltage (I-V) characteristics and define the electrical parameters of the devices. Single-gate Si/SiGe TFET and double-gate Si/SiGe TFET are simulated. From the simulated results, the high performance TFET required thin gate oxide tox, abrupt doping profile and heavy source doped concentration. SiGe is used to lower the tunnel barrier height to enhance the performance. Compare double-gate TFET with Single-gate TFET, it has lower subthreshold swing S, threshold voltage Vt and leakage current. Therefore, with the extremely low leakage current and subthreshold swing S, TFET is the promising candidate for future scaled CMOS technologies for both ultra low power and high speed applications.||URI:||http://hdl.handle.net/10356/17964||Rights:||Nanyang Technological University||Fulltext Permission:||restricted||Fulltext Availability:||With Fulltext|
|Appears in Collections:||EEE Student Reports (FYP/IA/PA/PI)|
Page view(s) 201,637
Updated on Dec 5, 2020
Updated on Dec 5, 2020
Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.