Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/18191
Title: Characterization and modelling of silicon nanowire based diode
Authors: Chia, Hua Chew.
Keywords: DRNTU::Engineering::Electrical and electronic engineering::Nanoelectronics
Issue Date: 2009
Abstract: Silicon nanowires (SiNWs) research has intensified over the past decade with the advancement in nanowires fabrication technology. The objective of this study is to characterize SiNWs diodes under dark and illuminated conditions to gain an understanding of the nanoscale junction devices. Two types of diodes were investigated in this project, (i) large dimension bulk diodes that served as control diodes and (ii) multiple parallel connected 1 um long SiNWs diodes. Three different batches of diodes were studied. Batch 0 demonstrated successful fabrication of SiNWs pin diodes. Batch 1 and 2 examine the formation of the nanowires, and to improve the diodes electrical characteristics. In batch 1, the silicon fin width and oxidation time were reduced and LPCVD silicon oxide was use to replace thermal oxide as passivation. Batch 2 was attempted to reduce the high leakage current observed in batch 1 diodes. This was experimented by either thermal oxide and LPCVD oxide passivation for the SiNWs. Also, the dopant activation time was reduced from 20 s to 5 s. The fabrication process is capable of producing near ideal bulk pin diodes due to the fact that the control bulk diodes have ideality factor and rectifying ratio close to 1 and twelve orders of magnitude respectively. Moreover, the forward biased current was proportional to the cross-section dimensions of the control diodes. The saturation current of batch 0 SiNWs pin diodes is around 20 fA. Such low saturation current implies high sensitivity for light sensing application. The ideality factor and rectifying ratio for batch 0 diodes are 4 and six orders of magnitude respectively whereas the ideality factor and rectifying ratio for batch 2 diodes are 1.9 and nine orders of magnitude respectively. In batch 2, the LPCVD passivated dies have higher yield. It is postulated as attributed to a stack layer of thermal/LPCVD oxide that reduces oxide defect density. Out of three methods [73], method 0 is the most suitable to extract ideality factor and series resistance from the SiNWs diodes.
URI: http://hdl.handle.net/10356/18191
Rights: Nanyang Technological University
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:EEE Student Reports (FYP/IA/PA/PI)

Files in This Item:
File Description SizeFormat 
e6090.pdf
  Restricted Access
2.61 MBAdobe PDFView/Open

Page view(s) 50

213
checked on Sep 30, 2020

Download(s) 50

6
checked on Sep 30, 2020

Google ScholarTM

Check

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.