Please use this identifier to cite or link to this item:
Title: Class D amplifier based on random modulation technique
Authors: Erbito Rogelio Jr Lucero
Keywords: DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits
Issue Date: 2008
Abstract: This dissertation presents the design of a Class-D Amplifier with a randomly modulated clock to minimize electromagnetic interference. The clock frequency varies between 110 kHz and 3(X) kHz and the depth of variation is proportional to the input signal to maintain a good SNR when input signal is low. Besides random clock modulation, frequency modulation has also been introduced to improve the efficiency. The proposed technique will minimize the common-mode interference in the two speaker’s wires of a filterless Class D amplifier so that the switching amplifier can pass the international standards such as the FCC Class B limits. The proposed design also exhibits better efficiency at low input signal. The circuit can operate between a supply voltage of 2.5V and 4V using the 0.35um CMOS process.
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:EEE Theses

Files in This Item:
File Description SizeFormat 
  Restricted Access
3.79 MBAdobe PDFView/Open

Page view(s) 50

checked on Sep 27, 2020

Download(s) 20

checked on Sep 27, 2020

Google ScholarTM


Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.