Please use this identifier to cite or link to this item:
https://hdl.handle.net/10356/19741
Title: | VLSI implementation of an inference processor for approximate reasoning | Authors: | Ho, Jiun Sien. | Keywords: | DRNTU::Engineering::Electrical and electronic engineering::Computer hardware, software and systems | Issue Date: | 1995 | Abstract: | This report outlines the design and implementation of a prototype fuzzy inference processor (FIP) using Xilinx field programmable gate arrays (FPGAs). The fuzzy rules are represented as pre-computed relation matrices and the fuzzy input variables are considered to be in the form of fuzzy singletons. This simplifies the inferencing process significantly and results in hardware architecture that is less complex. | URI: | http://hdl.handle.net/10356/19741 | Schools: | School of Electrical and Electronic Engineering | Rights: | NANYANG TECHNOLOGICAL UNIVERSITY | Fulltext Permission: | restricted | Fulltext Availability: | With Fulltext |
Appears in Collections: | EEE Theses |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
EEE_THESES_273.pdf Restricted Access | 9.86 MB | Adobe PDF | View/Open |
Page view(s) 50
571
Updated on Mar 21, 2025
Download(s)
5
Updated on Mar 21, 2025
Google ScholarTM
Check
Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.