Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/19741
Full metadata record
DC FieldValueLanguage
dc.contributor.authorHo, Jiun Sien.en_US
dc.date.accessioned2009-12-14T06:33:25Z-
dc.date.available2009-12-14T06:33:25Z-
dc.date.copyright1995en_US
dc.date.issued1995-
dc.identifier.urihttp://hdl.handle.net/10356/19741-
dc.description.abstractThis report outlines the design and implementation of a prototype fuzzy inference processor (FIP) using Xilinx field programmable gate arrays (FPGAs). The fuzzy rules are represented as pre-computed relation matrices and the fuzzy input variables are considered to be in the form of fuzzy singletons. This simplifies the inferencing process significantly and results in hardware architecture that is less complex.en_US
dc.format.extent98 p.-
dc.language.isoen-
dc.rightsNANYANG TECHNOLOGICAL UNIVERSITYen_US
dc.subjectDRNTU::Engineering::Electrical and electronic engineering::Computer hardware, software and systemsen_US
dc.titleVLSI implementation of an inference processor for approximate reasoningen_US
dc.typeThesisen_US
dc.contributor.supervisorLim, Meng Hioten_US
dc.contributor.schoolSchool of Electrical and Electronic Engineeringen_US
dc.description.degreeMaster of Engineeringen_US
item.grantfulltextrestricted-
item.fulltextWith Fulltext-
Appears in Collections:EEE Theses
Files in This Item:
File Description SizeFormat 
EEE_THESES_273.pdf
  Restricted Access		9.86 MBAdobe PDFView/Open

Page view(s) 50

579
Updated on Apr 26, 2025

Download(s)

5
Updated on Apr 26, 2025

Google ScholarTM

Check

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.