Please use this identifier to cite or link to this item:
https://hdl.handle.net/10356/19805
Title: | Application of RISC technology to image processing | Authors: | Choe, Swee Yew. | Keywords: | DRNTU::Engineering::Electrical and electronic engineering::Computer hardware, software and systems | Issue Date: | 1992 | Abstract: | This thesis describes the design and implementation of the mRISC processor - a multistreaming RISC processor for image processing. The multistreaming approach to instruction execution fetches instructions from multiple independent streams into the pipeline for execution. This novel approach eliminates both data and control hazards inherent in a pipeline execution. Data and control dependencies in the pipeline necessitate the pipeline to stall, degrading its performance. Popular techniques that deal with these dependencies mitigate the pipeline penalty to a certain degree, but are unable to prevent their occurrence completely. With the adoption of the multistreaming approach, there is no pipeline break and a sustained throughput of one instruction per cycle is achieved. | URI: | http://hdl.handle.net/10356/19805 | Schools: | School of Electrical and Electronic Engineering | Rights: | NANYANG TECHNOLOGICAL UNIVERSITY | Fulltext Permission: | restricted | Fulltext Availability: | With Fulltext |
Appears in Collections: | EEE Theses |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
ChoeSweeYew1992.pdf Restricted Access | Main report | 25.45 MB | Adobe PDF | View/Open |
Page view(s) 5
1,112
Updated on Mar 29, 2024
Download(s)
6
Updated on Mar 29, 2024
Google ScholarTM
Check
Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.