Please use this identifier to cite or link to this item:
https://hdl.handle.net/10356/2379| Title: | VLSI efficient architectures for triple moduli based RNS computations | Authors: | Cao, Bin | Keywords: | DRNTU::Engineering::Computer science and engineering::Computer systems organization::Processor architectures | Issue Date: | 2006 | Source: | Cao, B. (2006). VLSI efficient architectures for triple moduli based RNS computations. Doctoral thesis, Nanyang Technological University, Singapore. | Abstract: | In this research work, we have made a thorough evaluation of existing contributions on the reverse converters based on the triple moduli and proposed new reverse converters and architectures. In addition, we have proposed reverse converters for new moduli sets in an attempt to realize VLSI efficient alternatives. | URI: | https://hdl.handle.net/10356/2379 | DOI: | 10.32657/10356/2379 | Schools: | School of Computer Engineering | Rights: | Nanyang Technological University | Fulltext Permission: | open | Fulltext Availability: | With Fulltext |
| Appears in Collections: | SCSE Theses |
Files in This Item:
| File | Description | Size | Format | |
|---|---|---|---|---|
| CaoBin06[1].pdf | 11.85 MB | Adobe PDF |  View/Open |
Page view(s) 20
802
Updated on Mar 16, 2025
Download(s) 10
406
Updated on Mar 16, 2025
Google ScholarTM
Check
Altmetric
Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.