Please use this identifier to cite or link to this item:
Title: VLSI efficient architectures for triple moduli based RNS computations
Authors: Cao, Bin
Keywords: DRNTU::Engineering::Computer science and engineering::Computer systems organization::Processor architectures
Issue Date: 2006
Source: Cao, B. (2006). VLSI efficient architectures for triple moduli based RNS computations. Doctoral thesis, Nanyang Technological University, Singapore.
Abstract: In this research work, we have made a thorough evaluation of existing contributions on the reverse converters based on the triple moduli and proposed new reverse converters and architectures. In addition, we have proposed reverse converters for new moduli sets in an attempt to realize VLSI efficient alternatives.
DOI: 10.32657/10356/2379
Rights: Nanyang Technological University
Fulltext Permission: open
Fulltext Availability: With Fulltext
Appears in Collections:SCSE Theses

Files in This Item:
File Description SizeFormat 
CaoBin06[1].pdf11.85 MBAdobe PDFThumbnail

Page view(s) 5

Updated on Mar 2, 2021

Download(s) 5

Updated on Mar 2, 2021

Google ScholarTM




Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.